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Abstract
Wang, Yu. Ph.D., Department of Electrical Engineering, Wright State University, 2021.
“Design and Implementation of Fully Integrated CMOS On-chip Bandpass Filter with
Wideband High-Gain Low Noise Amplifier”.

Current trends of fully integrated CMOS on-chip bandpass filter are classified into 1) the
component level (i.e., active inductor, Q-enhanced passive inductor, negative resistance
cancellation), and 2) the circuit level (i.e., adding transmission zeros on stopband, applying the
zigzag technique for fewer inductors, superposition of different resonators). The demand for
monolithic designs for portable devices attracts market interest in a fully integrated CMOS onchip bandpass filter. Optimized minimal inductors (OMI) bandpass filter is a good platform for
use in both active and passive bandpass filters, mainly because 1) it provides good stopband
rejection for high interface attenuation, and 2) the number of inductors is fewer than conventional
bandpass filters (i.e., Chebyshev/Chebyshev inverse, elliptic), which significantly reduces power
consumption, noise, and silicon area. A calibration methodology of the optimized minimum
inductor bandpass filter is presented at a specific center frequency to enable controllability on
bandwidth and stopband rejection. The calibration flow is optimized to offset the inaccuracy of
center frequency, bandwidth, and stopband rejection caused by the discrepancy between the actual
and ideal prototype passive spiral inductors and MIM capacitors. Two OMI BPF designs before
and after calibration are presented for demonstration and comparison. They are 1) a 3rd order
centered at 2.388 GHz, 35.54% fractional bandwidth (FBW), 29.97 dB stopband rejection, and 2)
a 7th order centered at 2.333 GHz, 17.40% FBW, 62.29 dB stopband rejection. Like other
conventional BPF, the OMI BPF still suffers insertion loss at passband in the trade-off of good
selectivity. The 3rd order OMI BPF has 5dB loss at the center frequency, and the 7th order has 25
dB loss. A 22 dB gain, 6 dB noise figure, low-noise high-gain amplifier operating from 1.5 GHz
to 3.8 GHz is designed and connected to the OMI BPF to compensate for the BPF degenerated inband loss. The three-stage low noise amplifier (LNA) consists of a gm-boosted common gate
amplifier and a current-reuse stage. The common gate amplifier provides good impedance
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matching. The current-reuse stage saves the total power of LNA to 5.85 mW, reduces the common
gate noise, and achieves a high gain.
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1 INTRODUCTION
1.1

Background
Modern communication systems demand RF front-end circuit designs with miniaturized size,

cost-wise, low power, high operating frequency, and easy implementation to minimize complex
electromagnetic and parasitic effects. So, CMOS fully integrated on-chip bandpass filter (BPF),
mixer, low noise amplifier (LNA), phase-locked loop (PLL), voltage-controlled oscillator (VCO)
becomes one of the important designs in RF Front End (RFFE). Consequently, it achieves low
insertion loss (IL), attenuating out-of-band interfaces with high stopband rejection, and highquality factor for good selectivity. Therefore, the discrete inductor is not a good option for
nanotechnology monolithic design, especially for its high cost and large area compared with
integrated active/passive inductors.
LC cell based BPF has been utilized for several decades. The exploration of LC cell based BPF
to serve fully integrated purpose is unfolded mainly on both component and circuit levels to reduce
inductor resistive loss or improve BPF selectivity.
On the component level:
1) The active inductors (AI) are presented to achieve a monolithic tunable design with highquality factor (Q) and gain due to purely transistors-based design [1-35]. Meanwhile, the active
inductor also suffers power-hungry consumption, limited operating frequency range up to several
gigahertz, high noise figure, and nonlinearity. Single-ended and floating lossless gyrator-c active
inductor models and corresponding equivalent circuits are presented in Figures. 1.1 and 1.2
separately.
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2) Q-enhanced passive inductors [36-39] are presented with several new structures, which all
concentrate on increasing inductor self-quality factor from an average of 10 (passive spiral
inductor) to an average of 30. Usually, an inductor's quality factor over 30 can be treated as a small
resistive loss inductor but not an ideal inductor with a quality factor over 100-150. However, the
extra post-processes on silicon substrate costs a large area.
3) Negative resistance to compensate for active/passive inductor resistive loss is presented [4048]. One popular negative resistance compensation helps improve the inductor quality factor by
introducing classic cross-coupled transistor architecture [5]. This additional process continuously
adds nonlinearity and noise to BPF.
On circuit level:
1) Adding transmission zeros [36, 48-59] on the conventional series-capacitor coupled
Chebyshev BPF [5-18, 37] is presented to improve stopband rejection. The low order of such
conventional filters has deteriorated selectivity above the right cut-off frequency. One feasible
design with a feedback capacitor is shown by introducing three additional transmission zeros. Two
transmission zeros are added on the right out-of-band. In contrast, one transmission zero is added
on left out-of-band, significantly improving BPF selectivity above the right cut-off frequency.
2) To optimize Chebyshev inverse BPF with minimal inductors, applying the zigzag technique
to reduce the number of inductors on the proposed Chebyshev inverse BPF is presented [60-64].
The BPF based on purely passive components without any transistors is implemented by integrated
passive device (IPD) technology. The IPD BPF is more manageable than active inductor based
BPF to implement because the inductors and capacitors are extracted from the library of foundry
process design kit without changing transistor size or bias voltage. Also, purely passive
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components bring IPD BPF better noise figure and power consumption. However, IPD BPF lacks
tunability on the center frequency and bandwidth and occupies a larger area than active BPF.
3) The superposition of different resonators on the same center frequency and cut-off frequency
is presented [65-70] to provide transmission zeros on both passband skirts, creating a high rejection
ratio to avoid stopband interfaces. Usually, conventional BPF design flow is based on the
transformation of normalized low pass filter (LPF). However, series and shunt resonators are not
derived from the same type of LPF. The frequency transformation based on the same type LPF
cannot be applied to OMI BPF. OMI BPF has fewer inductors than Chebyshev/Chebyshev inverse
and elliptic BPF to achieve the same stopband rejection ratio.
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Node A

𝐺𝑚 1

𝑌𝑖𝑛

𝑉𝐴
𝐼𝑜

Node B

𝐺𝑚 2

𝐿𝑒𝑞𝑢

𝐶

Figure 1.1 Single-ended lossless gyrator-C active inductor model and equivalent circuit

3

𝐼𝐴
𝑉𝐴

𝐴+
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𝐶
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𝐴−

𝐵+
𝐶

Figure 1.2 Floating lossless gyrator-C active inductor model and equivalent circuit
1.2

Motivation
In Section 1.1, innovations on both components (three directions) and circuit level (three

directions) are proposed separately. Nanotechnology on fully integrated circuit design has become
inevitable to achieve portability of electrical device. Fully integrated on-chip BPF is promising to
cover the low-frequency spectrum for the biological application below 300 MHz to high frequency
spectrum for 5G sub-6 GHz application, even higher frequency spectrum for radar application 20
GHz to 60 GHz. This work focuses on CMOS based fully integrated BPF design by applying
active/passive inductors with optimized BPF structure. The whole scheme is composed of three
phases:
1) Active BPF implementation (past work): use an active inductor with negative resistance
extracted from the active capacitor on conventional series-capacitor coupled BPF, consequently
verifying pros and cons of active BPF [5].
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2) Passive BPF implementation: apply OMI BPF as a new platform to replace conventional
series-capacitor coupled BPF, thus, achieving controllability on both bandwidth and stopband
rejection ratio.
3) Active/passive combined BPF implementation (future work): apply OMI BPF with singleended active inductors to replace passive inductors in shunt resonators, floating active inductors
(FAI) to replace passive inductors in series resonators. Therefore, the new BPF is expected to
incorporate advantages from both (1) and (2) designs to achieve good tunability, controllability of
the center frequency, bandwidth, stopband rejection ratio with a minimum number of inductors to
reduce the parasitic effect.
1.3

Dissertation Organization
This dissertation is organized as follows. Section 1 mainly introduces the background of

current fully integrated on-chip BPF developments. Section 2 unfolds the innovations and
principles of active/passive BPF on component level, including phase 1 past work. Section 3
presents circuits level innovations of BPF. Section 4 discusses the calibration of OMI BPF with
controllable bandwidth and stopband rejection. Section 5 updates OMI BPF gain performance with
a cascaded wideband high-gain low noise amplifier. Section 6 presents conclusion and future work.
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2 THE INNOVATIONS AND PRINCIPLES OF CMOS
BPF ON COMPONENT LEVEL
2.1

Active Inductor
Active inductor theory has been prevalent in recent years due to the rapid development of

nanotechnology integrate circuit. Active inductors perform very well on several aspects: high Q,
small size, tunability on equivalent inductance, and resistive loss values. However, a purely
transistors-based structure brings a complicated design process to a passive spiral inductor, which
only adjusts radium, turns, and spacing width to control inductance value. Accordingly, noise
figure and power consumption are increased due to active components. Another main drawback
of the active inductor is that the stable inductive frequency range is limited to several gigahertz,
which cannot be inserted into very high-frequency applications. Most active inductors are based
on gyrator-C methodology, leading to single-ended or floating structure. In contrast, other active
inductors [6-18] apply the RC-based delay circuit with an inverting amplifier that only uses a single
transistor.
2.1.1

Single-ended Active Inductor

Single-ended active inductor usually connects one port to the power supply or ground, suitable
for shunt resonator or grounded inductor applications.
2.1.1.1 Gyrator-C AI Basic Theory
Two back-to-back transconductors are connected to constitute a gyrator, as shown in Fig. 1.1
and Fig. 1.2. Forward and feedback path transconductance values should be opposite to each other.
One connection node between two transconductors has a capacitor, making gyrator-C architecture.
6

Specifically, considering input and output impedances, lossy gyrator-C models and equivalent
circuits are presented in Fig. 2.1 for single-ended.

𝑌𝑖𝑛
𝐼𝐴
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𝐺𝑚 1

𝑌𝑖𝑛
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𝑉𝐴

Node B

𝐺𝑚 2

𝐶2

𝑅𝑝 𝐶𝑝

𝑅𝑠

𝐺2

𝐺1

𝐶1

Figure 2.1 Single-ended lossy gyrator-C active inductor model and equivalent circuit [2]
Lossy gyrator-C active inductor model is more accurate to real applications with its RLC
equivalent circuit. Parallel resistor 𝑅𝑝 and series resistor 𝑅𝑠 constitute parasitic resistance. To
achieve less resistive loss, 𝑅𝑝 needs to be adjusted to a considerable value while small values for
𝑅𝑠 . 𝐺𝑚1 and 𝐺𝑚2 are transconductance values; 𝐺1 and 𝐺2 are total conductance values at input and
output ports, separately; 𝐶1 and 𝐶2 are total capacitance values at input and output ports, separately.
In Fig .2.1, input impedance at node A equals
𝐼
𝑌𝑖𝑛 = 𝐴⁄𝑉 = 𝐺2 + 𝑠𝐶2 +
𝐴
𝑠(

1

𝐶1
𝐺1
)+𝐺 𝐺
𝐺𝑚1 𝐺𝑚2
𝑚1 𝑚2

(2.1)

So RLC equivalent circuit corresponding parameters equal
𝑅𝑝 = 1⁄𝐺

(2.2)

𝐶𝑝 = 𝐶2

(2.3)

2

𝐿𝑒𝑞𝑢 =
𝑅𝑠 =

𝐶1
⁄𝐺 𝐺
𝑚1 𝑚2

𝐺1
⁄𝐺 𝐺
𝑚1 𝑚2
7

(2.4)
(2.5)

Figure 2.2 Bode plots of RLC equivalent active inductor model [2]
The total impedance of RLC equivalent circuit equals
𝑍=(

𝑅𝑠

𝐿

𝑠 𝑅+1

)
𝐶𝑝 𝐿 𝑠 2 +𝑠( 1 +𝑅𝑠 )+𝑅𝑝 +𝑅𝑠
𝑅𝑝 𝐶𝑝 𝐿
𝑅𝑝 𝐶𝑝 𝐿

(2.6)

Then, pole value is obtained,
𝑅 + 𝑅𝑠
𝜔𝑝 = √ 𝑝
⁄𝑅 𝐶 𝐿
𝑝 𝑝

(2.7)

Given less resistive loss, a series resistor is supposed to be much smaller than a parallel resistor.
𝜔𝑜 is defined as the self-resonant frequency of the active inductor.
𝜔𝑝 ≈ 𝜔𝑜 = √1⁄𝐿𝐶
𝑝

(2.9)

𝑅𝑠⁄
𝐺1
𝐿 = ⁄𝐶1

(2.10)

Also, a zero value equals
𝜔𝑧 =

8

The meaningful application of the lossy model instead of the lossless model in Fig. 1.1 is that
the above functions with pole and zero shown in Fig. 2.2 bode plots reveal the inductive working
frequency range. The 𝜔𝑧 defines minimum inductive border and the 𝜔𝑝 defines the maximum
inductive border. The spectrum below 𝜔𝑧 is considered resistive, and the spectrum above 𝜔𝑝 is
considered capacitive. So 𝑅𝑠 and 𝐶𝑝 should be minimized to keep a small zero value and a
considerable pole value.
The quality factor of the active inductor represents the affection of resistive loss on BPF
performance. Higher Q means less resistive loss, consequently an active inductor performing more
like an ideal inductor. Low Q brings high resistive loss, which affects BPF performance [37] with
high insertion loss and less bandwidth and stopband rejection ratio in Fig. 2.3.

Figure 2.3 BPF performance between different Q and ideal inductors [37]
The quality factor of active inductor can be calculated as
𝑄=

𝐼𝑚[𝑍]
⁄𝑅𝑒[𝑍]

A specific Q function is presented by combining Eq. (2.1) and (2.11).
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(2.11)

𝜔𝐿𝑒𝑞𝑢

𝑄=(

𝑅𝑠

)

𝑅𝑝

(1 −

2

𝜔𝐿𝑒𝑞𝑢
𝑅𝑝 +𝑅𝑠 [1+( 𝑅 )
𝑠

𝑅𝑠 2 𝐶𝑝

]

𝐿𝑒𝑞𝑢

− 𝜔2 𝐿𝑒𝑞𝑢 𝐶𝑝 )

(2.12)

where 𝑄1 quantifies low-frequency active inductor factor, while 𝑄2 and 𝑄3 quantify highfrequency active inductor factor as shown in Fig. 2.4.
𝑄1 =
𝑄2 =

𝜔𝐿𝑒𝑞𝑢

(2.13)

𝑅𝑠
𝑅𝑝
𝜔𝐿𝑒𝑞𝑢 2

(2.14)

𝑅𝑝 +𝑅𝑠 [1+( 𝑅 ) ]
𝑠

𝑄3 = (1 −

𝑅𝑠 2 𝐶𝑝
𝐿𝑒𝑞𝑢

− 𝜔2 𝐿𝑒𝑞𝑢 𝐶𝑝 )

(2.15)

Figure 2.4 Quality factor of active inductor model [2]
2.1.1.2 Practical Single-ended Gyrator-C Active Inductors
In Fig. 2.5, Liang active inductor [19] is presented based on Manetakis cascode active inductor
[2]. The active inductor series resistive loss is minimized by additionally regulated cascode of
Manetakis and feedback resistor 𝑅𝑓 from transistor 𝑀3 drain to 𝑀4 gate.
Compared with Fig. 2.1 model,
10

𝐿𝑒𝑞𝑢 ≈
𝑅𝑠 ≈

𝐶𝑔𝑠2 (1+𝑅𝑓 𝑔𝑜1 )

(2.16)

𝑔𝑚1 𝑔𝑚2
𝑔𝑜3 𝑔𝑜4

(2.17)

𝑔𝑜1 𝑔𝑚1 𝑔𝑚2 𝑔𝑚3 𝑔𝑚4

(2.18)

𝐶𝑝 ≈ 𝐶𝑔𝑠1
𝑅𝑝 ≈ 1/(𝑔𝑜2 +

𝑔𝑚1
1+𝑅𝑓 𝑔𝑜1

)

(2.19)

𝑔𝑚 is transistor transconductance value; 𝑔𝑜 is transistor output conductance value; 𝐶𝑔𝑠 is the
transistor gate-to-source capacitance. 𝑀2 DC current 𝐼𝐷2 (𝐼𝐷6 ) is increased by adjusting the current
source 𝑀6 gate control voltage 𝑉𝑡𝑢𝑛𝑒 . Thus, 𝑔𝑚2 is increased to reduce resistive loss and
equivalent inductance, which improves VCO operating frequency.

Figure 2.5 Liang active inductor topology [19]
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Figure 2.6 Equivalent inductance with different control voltage 𝑉𝑡𝑢𝑛𝑒 [19]
Table 2.1 Equivalent inductance shown in Fig. 2.6 [19]

The Liang active inductor has a high-quality factor with two techniques to reduce resistive loss.
The inductance is tunable by controlling 𝑉𝑡𝑢𝑛𝑒 . However, its stable inductive operating frequency
is limited to 3 to 4 GHz, lower than the passive spiral inductor. Meanwhile, the lowest inductance
value is around 5 nH, as shown in Table 2.1. Usually, the spiral passive inductor has the lowest
inductance value, which is smaller than 0.5 nH. So active inductor cannot be applied in highfrequency spectrum.
In Fig. 2.7, Weng-Kuo active inductor [2] is presented on 90 nm CMOS technology [21].
Similar to Liang active inductor, the parameters of Weng-Kuo active inductor are
𝐿𝑒𝑞𝑢 =

𝐶𝑔𝑠2
𝑔𝑚1 𝑔𝑚2
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(2.20)

𝑅𝑆 =

𝑔01 𝑔03
𝑔𝑚1 𝑔𝑚2 𝑔𝑚3

(2.22)

𝐶𝑃 = 𝐶𝑔𝑠1
𝑅𝑃 =

1

(2.23)

𝑔𝑜2

𝑔

(2.21)

𝑔

𝜔𝑜 = √ 𝑚1 𝑚2
𝐶𝑔𝑠1 𝐶𝑔𝑠2

(2.24)

Eq. (2.20) shows that equivalent inductance value is related to 𝑔𝑚1 and 𝑔𝑚2 . Low inductance
can be obtained by 𝑔𝑚1 and 𝑔𝑚2 increment or 𝐶𝑔𝑠2 reduction. 𝐼𝐷1 (𝐼𝐷4 ) controls 𝑔𝑚1 and 𝐼𝐷2 (𝐼𝐷6 )
controls 𝑔𝑚2 . The self-resonant frequency 𝜔𝑜 is on the border between inductive and capacitive
characteristics. In equivalent inductance Figures (Fig. 2.8, Fig. 2.9, Fig. 2.10), 𝜔𝑜 is where
equivalent inductance equals zero. Inductance tunability is shown in Fig. 2.8 (𝑔𝑚1 variation), Fig.
2.9 (𝑔𝑚2 variation) and Fig. 2.10 (𝐶𝑔𝑠2 variation).

Figure 2.7 The Weng-Kuo active inductor topology [21]
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Figure 2.8 Equivalent inductance by controlling 𝑀4 gate voltage [21]

Figure 2.9 Equivalent inductance by controlling 𝑀6 gate voltage [21]

Figure 2.10 Equivalent inductance by controlling 𝐶𝑔𝑠2 [21]
14

It can be found that Weng-Kuo active inductor on CMOS 90 nm technology has the inductive
range to 5-6 GHz, and the lowest inductance is stuck at around 4-5 nH. Like Liang active inductor,
it also suffers limited operating frequency range and high equivalent inductance.
2.1.1.3 Improved Single-ended Active Inductor Topology with Single Transistor
Unlike single-ended gyrator-C active inductor, an improved active inductor topology with
delayed circuit [6-18] is presented in Fig. 2.11. This topology only applies one transistor
(MOSFET/BJT), significantly reducing power consumption and nonlinearity than the severaltransistors-based gyrator-C active inductor. The circuit model is shown in Fig. 2.12, consisting of
RC delayed circuit and an inverting amplifier. RC delayed circuit provides a phase difference
between input current and voltage. Then, the inverting amplifier rotates the current phase by 180
degrees as shown in Fig. 2.13. Phase difference greater than 90 degrees represents negative
resistance; phase difference of 90 degrees represents ideal inductor with zero resistance; phase
difference less than 90 degrees represents positive resistance. So proper phase difference helps
reduce resistive loss. Equivalent inductance and resistive loss can be calibrated by changing the
phase and amplitude of current and voltage phasors.

15

Figure 2.11 RC delayed active inductor with single transistor [10]

Figure 2.12 Model of Fig. 2.11 [13]

Figure 2.13 Current and voltage phasors relationship in active inductor [14]
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The equivalent input impedance equals
𝑍eq =

1+𝑗𝜔𝑅𝐶

(2.24)

𝑔𝑚 +𝑗𝜔𝐶

where 𝑔𝑚 is amplifier transconductance value.
Resistive loss and equivalent inductance of active inductor are extracted from Eq. (2.24), which
are the real part and imaginary part of impedance separately,
Re {𝑍eq } =
Im {𝑍eq } =

𝑔𝑚 +𝜔2 𝑅𝐶 2

(2.25)

2 +𝜔2 𝐶 2
𝑔𝑚

𝜔𝑔𝑚 𝑅𝐶−𝜔𝐶
2 +𝜔2 𝐶 2
𝑔𝑚

(2.26)

The maximum inductance frequency range is obtained by taking the derivative of imaginary
impedance,
𝛿Im {𝑍eq }
𝛿𝜔

=

3 𝑅𝐶+𝐶 3 𝜔2 −𝑔2 𝐶
−𝑔𝑚 𝑅𝐶 3 𝜔2 +𝑔𝑚
𝑚
2 )
(𝜔2 𝐶 2 +𝑔𝑚
2 −𝑅𝑔3
𝑔𝑚
𝑚

𝜔𝑚𝑎𝑥 = √

𝐶 2 −𝑅𝑔𝑚 𝐶 2

=

2

𝑔𝑚
𝐶

(2.27)

(2.29)

Even though a single transistor topology reduces power consumption and noise, it still has a
limited inductive frequency range. The first order Chebyshev BPF with such an active inductor
can only achieve center frequency around 2 GHz.
2.1.2

Floating Active Inductor

The floating active inductor is also known as a two-port active inductor for some structures.
Unlike a single-ended inductor, its ports are not connected to the ground or power supply. So
floating active inductor is usually utilized in series resonator or feedback inductor.
2.1.2.1 Gyrator-C AI Basic Theory
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Similar to single-ended, two differential transconductors build up a floating active inductor as
shown in Fig. 2.14. The total conductance of nodes 1 and 2 are represented by 𝐺o1 and 𝐺o2
separately.

Figure 2.14 Gyrator-C lossy floating active inductor model and equivalent circuit [2]
Then, the RLC equivalent parameters equal
𝑅𝑝 = 2⁄𝐺

(2.30)

o2

𝐶2⁄
2

(2.31)

𝐶1⁄
2⁄
=
𝐺𝑚1 𝐺𝑚2

(2.32)

𝐺o1⁄
2⁄
𝑅𝑠 =
𝐺𝑚1 𝐺𝑚2

(2.33)

𝐶𝑝 =

𝐿𝑒𝑞𝑢

2.1.2.2 The Practical Floating Gyrator-C Active Inductor
The floating gyrator-C active inductor can be built on a single-ended gyrator-C active inductor
[35]. In Fig. 2.15, the two-port floating active inductor consists of two cascaded gyrators. 𝐺out and
𝐶𝑖𝑛 represents corresponding node total parasitic transconductance and capacitance separately.
18

Figure 2.15 Two port active inductor model [35]
Compared with equivalent RLC circuit shown in Fig. 2.14,
2
𝑅𝑠 = 2𝐺out /𝑔𝑚

(2.34)

2
𝐿𝑒𝑞𝑢 = 2𝐶in /𝑔𝑚

(2.35)

𝐶𝑝 = 𝐶in

(2.36)

𝑅𝑝 = 1/𝐺out

(2.37)

To increase Q of floating active inductor in Fig. 2.15, a parallel passive LC (𝐿𝑓 , 𝐶𝑓 ) resonator
is added to the circuit as shown in Fig. 2.16. Fig. 2.17 presents its small-signal model.
Transconductance 𝑔𝑚1 (𝑀1 ) and 𝑔𝑚2 (𝑀2 ) are positive; 𝑔𝑚3 (𝑀3 ) and 𝑔𝑚4 (𝑀4 ) are negative. All
rest transistors are components of different current sources.
Accordingly, all corresponding parameters of equivalent RLC circuit equal
𝐿𝑒𝑞𝑢 =
𝑅𝑠 =

2 𝑔
2
2𝐿𝑓 𝑟𝑜1
𝑚1 +𝑟𝑜1 𝑔𝑚1 𝐶𝑓 −𝐶𝑔𝑠1 𝑟𝑜1 𝑔𝑚1
2

(𝑟𝑜1 +𝜔2 𝑟𝑜1 𝐿𝑓 𝐶𝑓 ) +𝜔2 𝐿𝑓

2 𝐿2 𝑟 𝑔
𝜔2 𝐶𝑔𝑠1 𝐿𝑓 𝑟𝑜1 𝑔𝑚1 (𝑟𝑜1 +𝜔2 𝑟𝑜1 𝐿𝑓 𝐶𝑓 )−2𝜔4 𝐶𝑔𝑠1
𝑓 𝑜1 𝑚1
2

(𝑟𝑜1 +𝜔2 𝑟𝑜1 𝐿𝑓 𝐶𝑓 ) +𝜔2 𝐿𝑓

𝐶𝑝 =

𝐶𝑓
𝑟𝑜1

+ 4𝐶𝑔𝑠1 −

𝑅𝑝 = 1/(2𝑔𝑚1 −

1
2𝐿𝑓
1

𝑟𝑜1

19

)

(2.38)
(2.39)
(2.40)
(2.41)

Figure 2.16 Schematic of two port active inductor [35]

Figure 2.17 Small signal model of Fig. 2.16 [35]
Eq. (2.40) shows that 𝐶𝑝 can be reduced if 𝐿𝑓 𝑎𝑛𝑑 𝐶𝑓 are small, consequently improving the
Q of AI. Fig. 2.18 shows equivalent inductance with a minimum value of 2 nH. Fig. 2.19 shows
Q of AI, which is at least larger than 35 and has a maximum value 450 at 2.7 GHz. This floating
active inductor achieves very well on the inductive frequency range, which is up to 10 GHz, better
than 5-6 GHz of the single-ended active inductor. However, the minimum inductance is still not
low enough for high-frequency application. Besides, the introduction of a passive LC resonator
requires a large size.
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Figure 2.18 Equivalent inductance of floating AI [35]

Figure 2.19 Equivalent Q of floating AI [35]
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2.2

Q-enhanced Passive Inductor
The conventional spiral passive inductor is short of high-quality factor but has enough

minimum inductance value with a high inductive frequency range to cover high-frequency
applications. Several works apply new techniques to a model passive inductor with Q improved.
The resistive loss of passive inductor mainly comes from three parts: substrate loss, skin effect
loss, and proximity loss.
The elliptic BPF using micro-electro-mechanical system (MEMS) inductor on CMOS 180 nm
is presented in Fig. 2.20 [38]. The chip-implementation-center-micromachining post-work is
applied to remove the silicon substrate underlying MEMS inductors shown to reduce substrate loss
of conventional passive inductor in CMOS process in Fig. 2.21. Table 2.2 shows LC values on the
traditional CMOS process and CMOS-MEMS process separately. The inductor's quality factor is
improved from 8-11 (CMOS inductor) to 25-31 (CMOS-MEMS inductor).

Figure 2.20 The proposed 3rd order elliptic BPF using CMOS-MEMS inductor [38]
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Figure 2.21 Transition from conventional CMOS inductor (left) to CMOS-MEMS inductor
(right) [38]
Table 2.2 Inductor comparison between CMOS and CMOS-MEMS process [38]

2.3

Negative Resistance Cancellation Technique
The resistive loss of active/passive inductor degrades itself a quality factor. Thus, The BPF

with the insertion of such inductors has more considerable insertion loss, less bandwidth, and
stopband rejection, which means the quality factor of BPF is reduced.
A conventional architecture of negative resistance is presented by introducing cross-coupled
based CMOS transistors. In Fig. 2.22, a tunable active capacitor is introduced based on a crosscoupled structure [5] (author’s past work) to compensate for the active inductor's resistive loss.
The corresponding small-signal model is shown in Fig. 2.23. When threshold voltage 𝑉𝑡 is small
23

and 𝐼𝑚1 is equivalent to 𝐼𝑚2 , bias voltage 𝑉𝐺 equals sum of 𝑉𝐶𝐶 (reference point DC voltage) and
𝑉𝐷 (bias voltage), consequently revealing the relationship between 𝑉𝐶𝐶 and 𝑉𝑖𝑛 . Thus, the function
𝑉𝐶𝐶 = 𝜌𝑉𝑖𝑛 is introduced to simplify the analysis of the small-signal model in which 𝜌 is
controlled by transistor parameters.

𝑉𝐺
𝑀1

𝑉𝐶𝐶

𝑉𝐷

Reference
point

𝑅𝑛𝑒𝑔

𝐶𝑎𝑐

𝑀3

𝑀2

Figure 2.22 The proposed active capacitor and its equivalent circuit [5]

𝑉𝐶𝐶
𝐼𝑜1

Reference
point
𝐼𝑜2

𝐶𝑔𝑑 2

𝐼𝑜𝑢𝑡

𝐶𝑔𝑠3

𝐶𝑔𝑠 1

𝑌𝑖𝑛
𝐼𝑖𝑛

𝐶𝑔𝑑 3 𝐼𝑖1
𝐼𝑖2
𝐶𝑔𝑠2

𝑉𝑖𝑛

𝑔𝑚 3 𝑉𝑖𝑛

𝑔𝑚 1 𝑉𝐶𝐶 𝑔𝑚 2 𝑉𝐶𝐶

Figure 2.23 The corresponding small signal model of Figure 2.22 [5]
By applying circuit analysis on small signal model, equations are obtained
𝑉𝑔𝑠1 = 𝑉𝑔1 − 𝑉𝑠1 = 𝑉𝑑𝑠1 = −𝑉𝐶𝐶
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(2.42)

−𝑔𝑚1 𝑉𝑔𝑠1 = −𝑔𝑚1 (−𝑉𝐶𝐶 ) = 𝑔𝑚1 𝑉𝐶𝐶

(2.43)

𝐼𝑖1 = (𝑉𝑖𝑛 − 𝑉𝐶𝐶 )𝑠𝐶𝑔𝑑2 + (𝑉𝑖𝑛 − 𝑉𝐶𝐶 )𝑠𝐶𝑔𝑑3 = (𝑉𝑖𝑛 − 𝑉𝐶𝐶 )𝑠(𝐶𝑔𝑑2 + 𝐶𝑔𝑑3 )

(2.44)

𝐼𝑖2 = 𝑉𝑖𝑛 𝑠𝐶𝑔𝑠2 + 𝑔𝑚3 𝑉𝑖𝑛

(2.45)

𝐼𝑖𝑛 = 𝐼𝑖1 + 𝐼𝑖2 = (𝑉𝑖𝑛 − 𝑉𝐶𝐶 )𝑠(𝐶𝑔𝑑2 + 𝐶𝑔𝑑3 ) + 𝑉𝑖𝑛 (𝑠𝐶𝑔𝑠2 + 𝑔𝑚3 )

(2.46)

At input port,

At reference port,
𝐼𝑜1 = 𝑉𝐶𝐶 𝑔𝑚1 + 𝑉𝐶𝐶 𝑠𝐶𝑔𝑠1

(2.47)

𝐼𝑜2 = 𝑉𝐶𝐶 𝑔𝑚2 + 𝑉𝐶𝐶 𝑠𝐶𝑔𝑠3

(2.48)

𝐼𝑜𝑢𝑡 = 𝐼𝑜1 + 𝐼𝑜2 = 𝑉𝐶𝐶 (𝑔𝑚1 + 𝑔𝑚2 + 𝑠𝐶𝑔𝑠1 + 𝑠𝐶𝑔𝑠3 )

(2.49)

𝐼𝑖1 = 𝐼𝑜𝑢𝑡

(2.50)

(𝑉𝑖𝑛 − 𝑉𝐶𝐶 )𝑠(𝐶𝑔𝑑2 + 𝐶𝑔𝑑3 ) = 𝑉𝐶𝐶 (𝑔𝑚1 + 𝑔𝑚2 + 𝑠𝐶𝑔𝑠1 + 𝑠𝐶𝑔𝑠3 )

(2.51)

Therefore,

So

Input admittance equals
𝑌𝑖𝑛 =

𝐼𝑖𝑛
⁄𝑉 = (𝜌𝑔𝑚1 + 𝜌𝑔𝑚2 + 𝑔𝑚3 ) + 𝑠(𝜌𝐶𝑔𝑠1 + 𝐶𝑔𝑠2 + 𝜌𝐶𝑔𝑠3 )
𝑖𝑛
= 𝐺𝑎𝑐 + 𝑠𝐶𝑎𝑐 = 1⁄𝑅
+ 𝑠𝐶𝑎𝑐
𝑛𝑒𝑔

(2.52)

Eq. (2.52) reveals that negative resistance is determined by the transconductance of 𝑀1 , 𝑀2
and 𝑀3 . The equivalent capacitance is determined by gate-to-source capacitance of 𝑀1 , 𝑀2 and
𝑀3 . Thus, such structure endows active capacitor with tunability on negative resistance and
capacitance by adjusting the bias voltage 𝑉𝐺 . Fig. 2.24 presents tunability of active capacitance
(128 fF to 148 fF), and Fig. 2.25 presents tunability of negative resistance (-338 Ω to -228 Ω).
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Figure 2.24 Equivalent capacitance of active capacitor [5]

Figure 2.25 Negative resistance of active capacitor [5]
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2.4

My Past Work
My past work [5] applies two component-level innovations to improve BPF selectivity: an

active inductor and a negative resistance. Section 2.3 has shown the active capacitor with negative
resistance to compensate resistive loss. Past work utilizes a single-ended gyrator-C active inductor
as shown in Fig. 2.26. The corresponding small-signal model is shown in Fig. 2.27. Eq. (2.53-2.54 )
show equivalent series resistance and inductance by comparing with Fig. 2.1. Fig. 2.28 shows
tunability of active inductance (1 nH to 300 nH) and Fig. 2.29 shows tunability of resistive loss
(43 Ω to 344 Ω). The maximum inductive frequency (5.16 GHz) is achieved on the 23 nH case.

𝑉𝐷𝐷
𝑀0

𝑀1

𝑅3

𝑃1
𝑀2

𝑃2

𝑅1
𝑉𝐴
𝑉𝑖𝑛

𝑀3
𝑃3

𝑉𝐵

𝑀4
𝑃4
𝑀5

Figure 2.26 The proposed active inductor [5]
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𝑀6

𝑌𝑖𝑛
𝐼𝑖𝑛

𝑔𝑚 4 𝑉𝑃4

𝑃4

𝑔𝑚 3 𝑉𝑃3
𝑃2

𝑃3

𝑔𝑚 2 𝑉𝑃1

𝑔𝑅3

𝑉𝑖𝑛
𝑔0

𝐶𝑔𝑠3

𝐶𝑔𝑠 4

𝑃1

𝑔5

𝑔2

𝐶𝑔𝑠 2

Figure 2.27 The small signal model of active inductor [5]
𝑅𝑠 =

(𝑔𝑚4 +𝑔7 )𝑔0 𝑔𝑅3 −𝐶𝑔𝑠4 𝐶𝑔𝑠2 (𝑔0 +𝑔𝑅3 )𝜔2

𝐿𝑒𝑞𝑢 =

𝑔𝑚2 𝑔𝑚3 𝑔𝑚4 𝑔𝑅3
(𝑔𝑚4 +𝑔7 )(𝑔0 +𝑔𝑅3 )𝐶𝑔𝑠2 +𝑔0 𝑔𝑅3 𝐶𝑔𝑠4
𝑔𝑚2 𝑔𝑚3 𝑔𝑚4 𝑔𝑅3

Figure 2.28 Equivalent inductance of active inductor in past work [5]
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(2.53)
(2.54)

Figure 2.29 Resistive loss of active inductor in past work [5]
The active inductor and active capacitor constitute shunt LC resonator to replace the original
passive spiral inductor and MIM capacitor, as shown in Fig. 2.30.
𝑉𝐺
𝐿𝐷𝐶

𝑉𝐷

𝐿𝐷𝐶

𝐶𝐴𝐶

𝐶𝐴𝐶

𝑉𝑖𝑛𝑝𝑢𝑡

𝑉𝑜𝑢𝑡𝑝𝑢𝑡

𝑉𝐷𝐷

50Ω

𝑉𝐴

𝑉𝐿𝐷

𝑅𝐴𝐷

𝑉𝐷𝐷

𝑉𝐴

𝑉𝑋

𝑉𝐵

𝑉𝐵

𝑅𝐴𝐷

50Ω

𝑉𝑋

Figure 2.30 The 2nd order Chebyshev BPF with active inductor and capacitor
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The tunable BPF performance is shown in Fig. 2.31 by controlling active inductor and
capacitor bias voltage for different center frequencies. The BPF achieves high gain from lower
case to upper case (13.2 dB to 18.1 dB). The highest BPF quality factor is 107 due to the most
resistive loss of active inductor compensated by the active capacitor's negative resistance, as shown
in Table 2.3. More than 95% resistive loss of active inductor is compensated, leading to good
selectivity on BPF.

Figure 2.31 Tunable BPF performance in waveforms
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Table 2.3 Tunable BPF performance improved by negative resistance
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3 THE INNOVATIONS AND PRINCIPLES OF CMOS
BPF ON CIRCUIT LEVEL
3.1

Adding Transmission Zeros on Stopband of Conventional Chebyshev BPF
Papers [5-18] presents conventional series-C coupled Chebyshev BPF in low orders. For

example, [5] applies 2nd order BPF, and [6-18] apply 1st order BPF. Fig. 3.1 presents n-th order
BPF architecture. This BPF is popular among active BPF with the insertion of active inductors due
to its simple structure. Several series coupled capacitors between input and output ports, shunt LCbased simple resonator with one port connected to ground. Low order BPF helps design keep small
silicon size and reduce power consumption with active inductors' insertion. However, the seriesC coupled Chebyshev BPF has low selectivity on the right stopband than the left stopband. For
better attenuation of interfaces on the right stopband, feedback or grounded passive components
(L, C) are introduced to add transmission zeros on both passband skirts [48-59]. A 2nd order seriesC coupled Chebyshev BPF with feedback inductor [36] (Figure 3.2) introduces three additional
transmission zeros: one at the left stopband and two at the right stopband, significantly improving
the selectivity.

Figure 3.1 nth order series-C coupled Chebyshev BPF
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Figure 3.2 2nd order series-C coupled Chebyshev BPF with feedback inductor [36]

Figure 3.3 BPF performance with/without feedback inductor [36]
The admittance of BPF with feedback inductor equals
𝑦12 =
Given 𝐶𝑎 = 𝐶1 + 𝐶𝑝 and 𝐿𝑎 =

𝑠 3 𝐶1 2 𝐶𝑠
(𝑠𝐶𝑎 +1⁄𝑠𝐿 )2 −𝑠 2 𝐶𝑠 2
𝑎

(3.1)

𝐿𝑝
⁄𝐿 𝑠 2 𝐶 + 1, the admittance matrix in Fig. 3.2 (b) equals
𝑝
𝑠
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1

+ 𝑦11

𝑠𝐿
1

Y=[
−

𝑠𝐿

+ 𝑦21

−

1

𝑠𝐿
1

𝑠𝐿

+ 𝑦12

+ 𝑦22

]

(3.2)

Then, the transmission zeros can be obtained,
−

1
𝑠𝐿

+ 𝑦12 = 0

(3.3)

The unfolded Eq. (3.3) equals
𝑠 6 𝐶1 2 𝐿𝑎 2 𝐶𝑠 𝐿 + 𝑠 4 𝐿𝑎 2 (𝐶𝑎 2 − 𝐶𝑠 2 ) + 2𝑠 2 𝐿𝑎 𝐶𝑎 + 1 = 0

(3.4)

Three additional transmission zeros can be calculated by three positive roots as shown in Fig 3.3,
which are 20 GHz, 36.6 GHz, and 48 GHz separately.
3.2

The BPF Applying Zigzag Technique for Minimum Inductors
Inductor is always the barricade in design of BPF due to its bulky and expensive characteristics.

The passive BPF with less inductors occupies less silicon size and costs low. The active BPF with
less inductors reduces noise figure and power consumption of transistors. So reducing the number
of inductors in BPF improves BPF performance. Papers [60-64] presents Chebyshev inverse BPF
applying zigzag technique [64] on CMOS 180 nm technology. Fig. 3.4 presents the equivalent
circuit for Chebyshev inverse BPF, and Fig. 3.5 presents minimized inductors BPF by a zigzag
technique, which saves one inductor from the original design.

Figure 3.4 Original Chebyshev inverse BPF [60]
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Figure 3.5 Minimized inductors BPF by zigzag technique [60]
3.3

The BPF Based on Superposition of Resonators
Conventional BPF design flow is based on transformation from LPF to BPF. Superposition of

different resonators [66-70] cannot be transformed from a single LPF because each resonator has
the other prototype LPF which cannot be merged. So traditional transformation from single LPF
to BPF does not work here. OMI BPF combines shunt and series resonators to overlap at the same
center frequency and cut-off frequency but provide different transmission zeros at both passband
skirts. OMI BPF provides larger stopband rejection when the number of inductors is equal to
traditional elliptic or Chebyshev BPF. In other words, OMI BPF has fewer number of inductors
when the stopband rejection ratio is the same as the conventional elliptic or Chebyshev BPF. Such
characteristic makes OMI BPF a perfect BPF platform for either active inductor based BPF or
passive BPF. The calibration of OMI BPF is elaborated in Section 4. A calibration methodology
for the optimized minimum inductor (OMI) bandpass filter (BPF) to compensate passive
components' inherent loss, such as resistances and reactances, is presented. OMI BPF prevails
conventional elliptic and Chebyshev BPFs by introducing fewer inductors for the same stopband
rejection requirement. Given design specifications (bandwidth, stopband rejection) at a specific
center frequency, the design flow optimizes the approach to offset the inaccuracy of center
frequency, bandwidth, and stopband rejection due to the discrepancy between the actual and ideal
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prototype passive components. Two OMI BPF designs before and after calibration are presented
for demonstration and comparison. They are 1) a 3rd order centered at 2.388 GHz, 35.54%
bandwidth, 29.97 dB stopband rejection, and 2) a 7th order centered at 2.333 GHz, 17.40%
bandwidth, 62.29 dB stopband rejection.
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4 CALIBRATION OF OMI BPF WITH
CONTROLLABLE BANDWIDTH AND STOPBAND
REJECTION
4.1

Introduction
Modern society's rapid development requires portable, convenient electronic products, such as

smartphones, watches, and Bluetooth earphones, which need monolithic designs. In the front-end
analog receivers, the bandpass filter plays a critical role in passing desired signals while rejecting
stopband interference. The discrete inductor offers better passband gain, bandwidth with less
attenuation compared to the lumped inductor. However, the high cost and large size of discrete
components are the opposite of integrating on-chip monolithic design. The innovation at the
component level and circuit level either reduces the resistive loss of integrated inductors or
improves the selectivity of BPF. At the component level, the active inductor, the Q-enhanced
passive inductor, and the negative resistance compensation were presented to reduce the inductor's
resistive loss. At the circuit level, adding transmission zeros at stopband was performed to improve
the selectivity of BPF. The coupling capacitor and inductor introduces more transmission zeros
and suppresses stopband rejection. Different resonators' superposition adds transmission zeros at
both passband skirts for more robust stopband rejection was presented [70].
The active inductor consumes high power and restricts its operating center frequency within a
range. The optimized minimum inductor (OMI) BPF was presented to reduce the number of
passive inductors compared with Chebyshev and elliptic filters [70]. However, the actual prototype
OMI BPF, including inductor resistive loss, will introduce inaccuracy of center frequency,
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Figure 4.1 The nth order OMI BPF
bandwidth, and stopband rejection that may significantly degrade the BPF performance and fail to
meet design specifications [71]. The n-th order OMI BPF is presented in Fig. 4.1. For example, an
ideal 3rd order OMI BPF (Fig. 4.1) is designed for a center frequency of 2.45 GHz with 40%
bandwidth. Fig. 4.2 demonstrates three BPF performances before and after considering inductor
resistive loss: 1) the ideal BPF centered at 2.455 GHz with 40.55% bandwidth (in red), 2) the
effective prototype BPF centered at 2.27 GHz with 33.77% bandwidth (in yellow), and 3) the
actual post-layout centered at 2.18 GHz with 30.73% bandwidth (in blue). The integration of the
RF filter remains a challenge mainly due to the inaccuracy of on-chip spiral inductors.
This section presents a calibration methodology to offset the discrepancy among the ideal, the
effective prototype, and the actual post-layout OMI BPFs through CMOS 180 nm technology. The
calibration flow also compensates the OMI BPF passive component's inherent loss such as
resistances and reactances, to optimize performance close to the ideal one. Section 4.2 presents the
OMI BPF frequency placement and design components. Section 4.3 presents the effective
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prototype inductance in BPF design. Section 4.4 presents BPF design for controllable bandwidth
and stopband rejection. Section 4.5 presents calibration examples at a higher order. Section 4.6
presents BPF calibration performance on physical layouts.

Figure 4.2 The 3rd order OMI BPF uncalibrated performances
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List of abbreviations
Abbreviations Explanations
BPF center frequency
𝜔0
(𝜔0 = 2𝜋𝑓0 )
BPF left 3dB cut-off
frequency
𝜔3𝑑𝐵(𝑙)
(𝜔3𝑑𝐵(𝑙) = 2𝜋𝑓3𝑑𝐵(𝑙) )
BPF right 3dB cut-off
frequency
𝜔3𝑑𝐵(𝑟)
(𝜔3𝑑𝐵(𝑟) = 2𝜋𝑓3𝑑𝐵(𝑟) )
BPF left transmission zero
𝜔𝑧𝑒𝑟𝑜(𝑙)
(𝜔𝑧𝑒𝑟𝑜(𝑙) = 2𝜋𝑓𝑧𝑒𝑟𝑜(𝑙) )
BPF right transmission zero
𝜔𝑧𝑒𝑟𝑜(𝑟)
(𝜔𝑧𝑒𝑟𝑜(𝑟) = 2𝜋𝑓𝑧𝑒𝑟𝑜(𝑟) )
Normalized capacitance
value in LPF prototype
when applied to filter
𝑔𝑠ℎ
transformation for shunt
resonator
Normalized inductance
value in LPF prototype
𝑔𝑠𝑒
when applied to filter
transformation for series
resonator

4.2

OMI BPF Frequency Placement/Design Components

4.2.1

Superposition of Series and Shunt Resonators

A minimum inductor filter with the equiripple ripple characteristic was first presented in [72].
Later, a higher stopband rejection minimum inductor was introduced in [73], which uses fewer
inductors than the Chebyshev or elliptic BPF for the same stopband rejection. The filter presented
in [70] achieves BPF performance by using alternative series and shunt resonators (Fig. 4.3). In
the series resonator (Fig. 4.3), 𝐿𝑠𝑒𝑟𝑖𝑒𝑠 and 𝐶𝑠𝑒𝑟𝑖𝑒𝑠 are in parallel, and 𝐶𝑝_𝑠𝑒𝑟𝑖𝑒𝑠 is in series with
𝐿𝑠𝑒𝑟𝑖𝑒𝑠 and 𝐶𝑠𝑒𝑟𝑖𝑒𝑠 . In the shunt resonator (Fig. 4.3), 𝐿𝑠ℎ𝑢𝑛𝑡 and 𝐶𝑠ℎ𝑢𝑛𝑡 are in parallel, and 𝐶𝑝_𝑠ℎ𝑢𝑛𝑡
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Figure 4.3 (a) The series-resonator filter transformation; (b) The
shunt-resonator filter transformation
is in series with 𝐿𝑠ℎ𝑢𝑛𝑡 and 𝐶𝑠ℎ𝑢𝑛𝑡 . Separately, the series resonator is derived from LPF with single
the series inductance value of 𝑔𝑠𝑒 between two ports. The shunt resonator is derived from LPF
with a single shunt capacitance value of 𝑔𝑠ℎ between two ports. The above two LPFs are not the
same type; therefore, the OMI BPF cannot be derived from a single LPF. The series resonator
contributes to 𝜔0 , 𝜔3𝑑𝐵(𝑟) , 𝜔𝑧𝑒𝑟𝑜(𝑟) and the shunt resonator contributes to 𝜔0 , 𝜔3𝑑𝐵(𝑙) , 𝜔𝑧𝑒𝑟𝑜(𝑙) .
By superposition, these two resonators are designed to overlap 𝜔0 with 𝜔3𝑑𝐵(𝑟) , 𝜔3𝑑𝐵(𝑙) and
𝜔𝑧𝑒𝑟𝑜(𝑟) , 𝜔𝑧𝑒𝑟𝑜(𝑙) as shown in Fig. 4.4.
The architecture of OMI BPF is presented in Fig. 4.1. A higher-order OMI BPF is designed by
adding more series and shunt resonators. The coefficient 50 is the impedance matching resistance
50 ohms at I/O ports.
The equivalent impedance of the series resonator (Fig. 4.3(a)) is expressed as below:
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𝑍𝑠𝑒𝑟𝑖𝑒𝑠 =

1+𝑠2 𝐿𝑠𝑒𝑟𝑖𝑒𝑠 (𝐶𝑠𝑒𝑟𝑖𝑒𝑠 +𝐶𝑝_𝑠𝑒𝑟𝑖𝑒𝑠 )
𝐶𝑝_𝑠𝑒𝑟𝑖𝑒𝑠 𝑠(1+𝑠2 𝐿𝑠𝑒𝑟𝑖𝑒𝑠 𝐶𝑠𝑒𝑟𝑖𝑒𝑠 )

(4.1)

After applying the filter transformation [70, 74] to Fig. 4.3(a),
𝑍𝑠𝑒𝑟𝑖𝑒𝑠 = −50[

𝜔3𝑑𝐵(𝑟) (𝜔3𝑑𝐵(𝑟) 2 −𝜔𝑧𝑒𝑟𝑜(𝑟) 2 )
𝜔3𝑑𝐵(𝑟) 2 −𝜔0 2

𝜔0 2
2
𝑧𝑒𝑟𝑜(𝑟)

] 𝑔𝑠𝑒 (𝜔

2

/𝜔0
)[𝑠(1+𝑠1+𝑠
2 /𝜔

2

2
𝑧𝑒𝑟𝑜(𝑟) )

]

(4.2)

Similarly, the equivalent admittance of the shunt resonator
equals to,
𝐶

𝑝_𝑠ℎ𝑢𝑛𝑡
𝑌𝑠ℎ𝑢𝑛𝑡 = 1/𝑍𝑠𝑒𝑟𝑖𝑒𝑠 = 1+𝑠
2𝐿

𝑠(1+𝑠2 𝐿𝑠ℎ𝑢𝑛𝑡 𝐶𝑠ℎ𝑢𝑛𝑡 )

(4.3)

𝑠ℎ𝑢𝑛𝑡 (𝐶𝑠ℎ𝑢𝑛𝑡 +𝐶𝑝_𝑠ℎ𝑢𝑛𝑡 )

After applying the filter transformation to Fig. 4.3(b),
𝑌𝑠ℎ𝑢𝑛𝑡 = [−

(𝜔3𝑑𝐵(𝑙) 2 −𝜔𝑧𝑒𝑟𝑜(𝑙) 2 )
𝜔3𝑑𝐵(𝑙) (𝜔3𝑑𝐵(𝑙) 2 −𝜔0 2 )

2

+𝜔0
] (𝑔50𝑠ℎ[(𝑠𝑠(𝑠
2 +𝜔

2)

]

𝑧𝑒𝑟𝑜(𝑙) )

Figure 4.4 Frequency placement using superposition
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(4.4)

The equivalent impedance in Eq. (4.1) from transformation should be equal to the impedance
in Eq. (4.2), which means the right side of Eqs. (4.1) and (4.2) should match each other. Similarly,
the right side of Eqs. (4.3) and (4.4) matches each other.
Comparing Eqs. (4.1) and (4.2), the series resonator component values are expressed as:
𝐿𝑠𝑒𝑟𝑖𝑒𝑠 =

50𝑔𝑠𝑒 𝜔3𝑑𝐵(𝑟) (𝜔𝑧𝑒𝑟𝑜(𝑟) 2 −𝜔3𝑑𝐵(𝑟) 2 )(𝜔𝑧𝑒𝑟𝑜(𝑟) 2 −𝜔0 2 )
𝜔𝑧𝑒𝑟𝑜(𝑟) 4 (𝜔3𝑑𝐵(𝑟) 2 −𝜔0 2 )

(4.5)

1

(4.6)

𝐶𝑠𝑒𝑟𝑖𝑒𝑠 = 𝐿
𝐶𝑝_𝑠𝑒𝑟𝑖𝑒𝑠 = 50𝑔

𝑠𝑒𝑟𝑖𝑒𝑠 𝜔3𝑑𝐵(𝑟)

2

𝜔𝑧𝑒𝑟𝑜(𝑟) 2 (𝜔3𝑑𝐵(𝑟) 2 −𝜔0 2 )
2
2
2
𝜔
𝑠𝑒 0 𝜔3𝑑𝐵(𝑟) (𝜔𝑧𝑒𝑟𝑜(𝑟) −𝜔3𝑑𝐵(𝑟) )

(4.7)

Similarly, the shunt resonator component values are expressed as:
𝐿𝑠ℎ𝑢𝑛𝑡 =

50𝜔3𝑑𝐵(𝑙) (𝜔0 2 −𝜔3𝑑𝐵(𝑙) 2 )(𝜔0 2 −𝜔𝑧𝑒𝑟𝑜(𝑙) 2 )
𝑔𝑠ℎ 𝜔0 4 (𝜔3𝑑𝐵(𝑙) 2 −𝜔𝑧𝑒𝑟𝑜(𝑙) 2 )

(4.8)

1

(4.9)

𝐶𝑠ℎ𝑢𝑛𝑡 = 𝐿

𝑠ℎ𝑢𝑛𝑡 𝜔0

2

𝜔0 2 (𝜔3𝑑𝐵(𝑙) 2 −𝜔𝑧𝑒𝑟𝑜(𝑙) 2 )
2
2
2
𝑧𝑒𝑟𝑜(𝑙) 𝜔3𝑑𝐵(𝑙) (𝜔0 −𝜔3𝑑𝐵(𝑙) )

𝑔

𝐶𝑝_𝑠ℎ𝑢𝑛𝑡 = 50𝜔 𝑠ℎ
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(4.10)

4.2.2

Frequency Placement of Ideal OMI

Figure 4.5 The 3rd order OMI BPF calibrated center frequency
comparison
From Section 4.2.1, all component values are calculated based on the frequency placement
(center frequency 𝜔0 , 𝜔3𝑑𝐵(𝑟) , 𝜔3𝑑𝐵(𝑙) , 𝜔𝑧𝑒𝑟𝑜(𝑙) , 𝜔𝑧𝑒𝑟𝑜(𝑟) ) and the normalized 𝑔𝑠𝑒 and 𝑔𝑠ℎ values.
The ideal BPF design steps are: 1) Select 𝜔0 , 2) Calculate 𝜔3𝑑𝐵(𝑟) and 𝜔3𝑑𝐵(𝑙) by the BW, 3)
Calculate 𝜔𝑧𝑒𝑟𝑜(𝑙) and 𝜔𝑧𝑒𝑟𝑜(𝑟) by the cut-off frequencies. To achieve a sharp passband skirt, the
first two transmission zeros are estimated as: 𝜔𝑧𝑒𝑟𝑜(𝑙)1 = 0.675𝜔3𝑑𝐵(𝑙) and 𝜔𝑧𝑒𝑟𝑜(𝑟)1 =
1.2𝜔3𝑑𝐵(𝑟) . And, the rest transmission zeros for a higher-order BPF are calculated as:
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𝜔𝑧𝑒𝑟𝑜(𝑙)𝑖+1 =

𝜔𝑧𝑒𝑟𝑜(𝑙)𝑖 2
𝜔𝑧𝑒𝑟𝑜(𝑙)𝑖−1

and 𝜔𝑧𝑒𝑟𝑜(𝑟)𝑖+1 =

𝜔𝑧𝑒𝑟𝑜(𝑟)𝑖 2
𝜔𝑧𝑒𝑟𝑜(𝑟)𝑖−1

(𝑖 ≥ 2) , and 4) Calculate all resonator

components L and C values through Eqs. (4.5) - (4.10).
4.3

Effective Prototype Inductance in BPF Design

Figure 4.6 Effective prototype inductor and layout (𝐿𝑠ℎ𝑜𝑤𝑛 = 3.0343 𝑛𝐻)
Inductors' insertion while keeping capacitors stable is a significant challenge to close the gap
between the BPF design with ideal components and the BPF with prototype components. The
challenges are mainly due to: (1) the inductance value is frequency-dependent and its effective
inductance value is normally higher than its value at a given frequency, and (2) the resistive loss
of inductor often changes BPF center frequency, bandwidth, and stopband rejection after it is
prototyped [71]. This section illustrates a methodology to offset the OMI BPF center frequency
change due to the difference between ideal and practical component values.
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Figure 4.7 The 1st series resonator inductor effective inductance (3rd BPF)
As discussed early, a 3rd order OMI BPF is designed for a center frequency at 2.45 GHz with
40% bandwidth. The ideal and effective component values are compared in Table 4.1. The center
frequency is changed from 2.45 GHz to 2.27 GHz in Fig. 4.5, as shown in the yellow plot. The
ideal shown inductance in the 1st series resonator design is 3.0343 nH, where the layout is designed
by controlling the inductor width, space, radius, number of turns, as shown in Fig. 4.6. In Fig. 4.7,
the corresponding effective layout inductance is measured as 3.3144 nH at 2.45 GHz, which is
higher than the ideal value. The resistive loss of the 1st series inductor is shown in Fig. 4.8. Because
of increment on the effective inductance, the center frequency of the shunt resonator shifts to the
left based on 𝜔𝑠ℎ𝑢𝑛𝑡_𝑐𝑒𝑛𝑡𝑒𝑟 = 1/√𝐿𝑠ℎ𝑢𝑛𝑡 𝐶𝑠ℎ𝑢𝑛𝑡 (Eq. (4.9)).
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Meanwhile, the right transmission zero frequency contributed by the series resonator also shifts
to the left, based on 𝜔𝑠𝑒𝑟𝑖𝑒𝑠_𝑧𝑒𝑟𝑜 = 1/√𝐿𝑠𝑒𝑟𝑖𝑒𝑠 𝐶𝑠𝑒𝑟𝑖𝑒𝑠 (Eq. (4.6)), further to affect the center
frequency. The 1st series resonator is the first resonator to the input signal, and it dominates the
center frequency. All other resonators add left or right transmission zeros to the center frequency.
Considering the shunt inductance usually around 1 nH and effective inductance very close to
shown inductance, the order of priority to adjust center frequency is the 1st series resonator, a high

Figure 4.8 The 1st series resonator inductor resistive loss
order series resonator, and then the shunt resonator.
To offset the center frequency shift, the effective inductance should equal the ideal beginning
value at 2.45 GHz. By keeping width and space unchanged, the inductance value can be adjusted
through N (number of turns) and R (radius). Both N and R are all proportional to the inductance
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value. For example, the 1st series resonator's inductor radius changes from 72.08 um to 66.325 um
while keeping N=3.25 and w=15 um. Consequently, effective inductance at 2.45 GHz in Fig. 4.6
changes from 3.3144 nH to 3.0344 nH, close enough to the initial ideal value of 3.0343 nH.
Table 4.1 BPF component values of the ideal shown and effective BPF respectively (yellow
dot in Fig. 4.5)

Table 4.2 BPF component values of the calibrated BPF (green dot in Fig. 4.5)

Similarly, following the sequence of center frequency adjustment, the BPF with recovered
center frequency is shown in Fig. 4.5 with the green plot. Table 4.2 shows the component values
for this recovered case. Table 4.3 proves the effective inductance of BPF with the 2.489 GHz
center frequency, close to the 2.45 GHz. The inductance of the shunt resonator is small, and the
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effective inductance is very close to the shown value, so it is unnecessary to make any changes to
the shunt inductor in this case.
Table 4.3 Comparison of inductance value between shifted and recovered cases

4.4
4.4.1

BPF Design for Controllable Bandwidth and Stopband
Cadence Tools Applied to BPF Design
Schematic Editor L of
Virtuoso
(Ideal and prototyped OMI
BPFs)
Spectre simulator of ADE L in
Virtuoso
(Different types of analysis,
such as dc, ac, sparameter)

Virtuoso XL layout (Place/
Connect/Optimize OMI
BPF design examples )

DRC/LVS/RCX of Assura
or Calibre
(Post-layout physical
verification)

Spectre simulator of Cadence
analog Artist environment
(Simulate with the extracted
post-layout view)

Figure 4.9 Cadence tools applied to BPF design
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The ideal BPFs utilize the ideal passive inductor and capacitor components of “analogLib.”
The prototyped OMI BPFs apply spiral inductors and MIM capacitors of PDK to achieve more
accurate designs. These BPFs are all constructed under Schematic editor L of Virtuoso in Cadence.
The corresponding simulations are presented by different types of analysis of Spectre simulator of
ADE L (Analog Design Environment), such as S-parameter analysis. Then, the corresponding BPF
layouts are placed, connected, and optimized under Virtuoso layout XL environment. Post-layout
physical verifications are achieved by a sequence of DRC/LVS/RCX (Design Rule Check/Layout
Verse Schematic/RC Extraction) in Assura or Calibre. Last, the extracted post-layout view is
simulated in the Spectre simulator again to get post-layout simulation results.
4.4.2

BPF Design for A Controllable Bandwidth

The inductor's resistive loss (Fig. 4.8) narrows its bandwidth after recovering the center
frequency shift. For this 3rd order BPF study, the bandwidth is reduced from 40.65% to 35.32%,
not meeting the 40% bandwidth requirement (Fig. 4.5 with the green dot). Fig. 4.10 depicts a
methodology to recover BPF bandwidth back to 40%.
Design example 1 is presented to retrieve 40% bandwidth for the 3rd order OMI BPF. Given
the normalized inductance and capacitance values 𝑔𝑠𝑒1 = 2.1653, 𝑔𝑠ℎ1 = 1.7279, and 𝑔𝑠𝑒2 =
1.9070, the 1st iteration ideal BW equals 45%, and the simulated 𝐵𝑊𝑠𝑖𝑚𝑢𝑙𝑎𝑡𝑒𝑑 equals 40.22%,
which is very close to 40%, as shown in Fig. 4.11. All component values are listed in Table 4.4.
In Section 4.4.2, an example with more iterations is presented to clarify the design flow. The
detailed process is illustrated based on the calibration flow in Fig. 4.10:
1) Requirements
Order = 3; BWtarget = 40%; Center frequency (𝑓0 = 2.45 GHz); 𝑓 = 2𝜋𝜔, 𝜔 can be replaced
by 𝑓 as below.
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--------------------------------------------------------------------------------------------------------------------------------------------------Given: OMI BPF (Fig. 4.1) with series resonators (𝐿𝑠𝑒𝑟𝑖𝑒𝑠 , 𝐶𝑠𝑒𝑟𝑖𝑒𝑠 , 𝐶𝑝_𝑠𝑒𝑟𝑖𝑒𝑠 ) and shunt resonators (𝐿𝑠ℎ𝑢𝑛𝑡 , 𝐶𝑠ℎ𝑢𝑛𝑡 , 𝐶𝑝_𝑠ℎ𝑢𝑛𝑡 )
Input: BPF order, specific center frequency, target bandwidth
Objective: OMI BPF to meet target bandwidth for specific center frequency after prototype components (inductors and
capacitors) inserted
Output: Passive spiral inductor (𝐿𝑠𝑒𝑟𝑖𝑒𝑠 , 𝐿𝑠ℎ𝑢𝑛𝑡 ) and MIM capacitor (𝐶𝑠𝑒𝑟𝑖𝑒𝑠 , 𝐶𝑝_𝑠𝑒𝑟𝑖𝑒𝑠 , 𝐶𝑠ℎ𝑢𝑛𝑡 , 𝐶𝑝_𝑠ℎ𝑢𝑛𝑡 ) values
--------------------------------------------------------------------------------------------------------------------------------------------------Bandwidth calibration: // OMI BPF to meet target bandwidth at specific center frequency
1: Specific center frequency (𝑓0 ) and target bandwidth (BWtarget);
2: Set the normalized lowpass filter values of 𝑔𝑠𝑒 for the series resonators and 𝑔𝑠ℎ for the shunt resonators;
3: Set i =1; //Iteration starts
4: For i in integer;
5: Set BWi = BWtarget+5%⨯f0; // BWi is comparable with f0
6: Calculate the new frequency placement based on BWi;
7: 𝑓3𝑑𝐵(𝑙) = 𝑓0 ⨯ (1 −

𝐵𝑊𝑖
2

𝑓𝑧𝑒𝑟𝑜(𝑙)𝑗 2

); 𝑓𝑧𝑒𝑟𝑜(𝑙)1 = 𝑎 ⨯ 𝑓3𝑑𝐵(𝑙) ; 𝑓𝑧𝑒𝑟𝑜(𝑙)2 = 𝑓𝑧𝑒𝑟𝑜(𝑙)1 2 ⁄𝑓0 ; …𝑓𝑧𝑒𝑟𝑜(𝑙)𝑗+1 = 𝑓

𝑧𝑒𝑟𝑜(𝑙)𝑗−1

;

// 1) The shunt resonator contributes to left zeros and transmission zeros. 2)The number of transmission zeros determined
by the BPF order.
8: 𝑓3𝑑𝐵(𝑟) = 𝑓0 ⨯ (1 +

𝐵𝑊𝑖
2

𝑓𝑧𝑒𝑟𝑜(𝑟)𝑗 2

); 𝑓𝑧𝑒𝑟𝑜(𝑟)1 = 𝑏 ⨯ 𝑓3𝑑𝐵(𝑟) ; 𝑓𝑧𝑒𝑟𝑜(𝑟)2 = 𝑓𝑧𝑒𝑟𝑜(𝑟)1 2 ⁄𝑓0 ; …𝑓𝑧𝑒𝑟𝑜(𝑟)𝑗+1 = 𝑓

;

𝑧𝑒𝑟𝑜(𝑟)𝑗−1

// 1) The series resonator contributes to right zeros and transmission zeros. 2)The number of transmission zeros determined
by the BPF order.
9: Set 𝜔𝑜 = 2𝜋𝑓0 , 𝜔3𝑑𝐵(𝑙) = 2𝜋𝑓3𝑑𝐵(𝑙) , 𝜔𝑧𝑒𝑟𝑜(𝑙) = 2𝜋𝑓𝑧𝑒𝑟𝑜(𝑙) , 𝜔3𝑑𝐵(𝑟) = 2𝜋𝑓3𝑑𝐵(𝑟) , 𝜔𝑧𝑒𝑟𝑜(𝑟) = 2𝜋𝑓𝑧𝑒𝑟𝑜(𝑟) ;
10: Calculate the series resonator components values;
11: 𝐿𝑠𝑒𝑟𝑖𝑒𝑠 =

50𝑔𝑠𝑒 𝜔3𝑑𝐵(𝑟) (𝜔𝑧𝑒𝑟𝑜(𝑟) 2 −𝜔3𝑑𝐵(𝑟) 2 )(𝜔𝑧𝑒𝑟𝑜(𝑟) 2 −𝜔0 2 )
𝜔𝑧𝑒𝑟𝑜(𝑟) 4(𝜔3𝑑𝐵(𝑟) 2−𝜔02)

; 𝐶𝑠𝑒𝑟𝑖𝑒𝑠 = 𝐿

1
𝑠𝑒𝑟𝑖𝑒𝑠 𝜔3𝑑𝐵(𝑟)

2

𝜔𝑧𝑒𝑟𝑜(𝑟)2(𝜔3𝑑𝐵(𝑟) 2−𝜔02)
2
2
2 ;
𝑠𝑒 𝜔0 𝜔3𝑑𝐵(𝑟) (𝜔𝑧𝑒𝑟𝑜(𝑟) −𝜔3𝑑𝐵(𝑟) )

; 𝐶𝑝_𝑠𝑒𝑟𝑖𝑒𝑠 = 50𝑔

// 1) The series resonators have the same center frequency and right cut-off (-3dB) frequency. 2) 𝜔𝑧𝑒𝑟𝑜(𝑟)𝑛 corresponds
to the nth series resonator (Fig. 4.1).
12: 𝐿𝑠ℎ𝑢𝑛𝑡 =

50𝜔3𝑑𝐵(𝑙) (𝜔0 2 −𝜔3𝑑𝐵(𝑙) 2 )(𝜔0 2 −𝜔𝑧𝑒𝑟𝑜(𝑙) 2 )
𝑔𝑠ℎ 𝜔0 4 (𝜔3𝑑𝐵(𝑙) 2 −𝜔𝑧𝑒𝑟𝑜(𝑙) 2 )

; 𝐶𝑠ℎ𝑢𝑛𝑡 = 𝐿

𝜔02 (𝜔3𝑑𝐵(𝑙) 2−𝜔𝑧𝑒𝑟𝑜(𝑙)2)
2
2
2
𝑧𝑒𝑟𝑜(𝑙) 𝜔3𝑑𝐵(𝑙) (𝜔0 −𝜔3𝑑𝐵(𝑙) )

𝑔

1
𝑠ℎ𝑢𝑛𝑡 𝜔0

2

; 𝐶𝑝_𝑠ℎ𝑢𝑛𝑡 = 50𝜔 𝑠ℎ

;

// 1) The shunt resonators have the same center frequency and left cut-off (-3dB) frequency. 2) 𝜔𝑧𝑒𝑟𝑜(𝑙)𝑛 corresponds
to the nth shunt resonator (Fig. 4.1).
13: Run S-parameter simulation using the ideal inductors and capacitors and get BWi_ideal_simulated.
14: If │BWi_ideal_simulated– BWi │≤ 5%⨯ 𝜔 0 then go to step 16; // BWi_ideal_simulated ≈ BWi
15: else exit; // End for loop; The frequency placement and the optimization failed. Increase BPF order. Restart a new
Bandwidth calibration.
16: Run S-parameter simulation using the prototype inductors and capacitors;
17: Calibrate the center frequency (f0) based on section 4.3 and get BWi_simulated;
//Adjust inductor parameters (width, spacing, radius, turns) to get 𝐿𝑒𝑓𝑓 which is close to the calculated values in steps
11 and 12. The center frequency is relatively close to the input specific 𝑓0 .
18: If │BWi_simulated– BWtarget │≤ 2%⨯ω0 then go to step 21; // BWi_simulated ≈ BWtarget
19: else BWi+1=BWi+5%⨯f0 ;// BWi_simulated < BWtarget
20: i = i +1 then go to step 4; // Next iteration continues
21: BWi_simulated meets target bandwidth requirement; // End bandwidth calibration.
22: Exit; //End for loop; The frequency placement and the optimization succeeded.

Figure 4.10 Bandwidth calibration flow
2) Iterations for controllable BW (starting i=1)
a) Set 𝑔𝑠𝑒1 = 2.1653, 𝑔𝑠ℎ1 = 1.7279, and 𝑔𝑠𝑒2 = 1.9070 from for 3rd order with 40% BW [70].
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Table 4.4 Component values of design example 1 for controllable bandwidth

Figure 4.11 The 1st iteration of design example 1 at 3rd order
b) Increase the BW1 to be 45%. (BW1=BWtarget +5%⨯𝑓0 =40%⨯𝑓0 +5%⨯𝑓0 =45%⨯𝑓0 . For
simplicity, BW1=45%)
c) Calculate the frequency placement of ideal BPF based on b) and Section 4.2.2
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𝑓3𝑑𝐵(𝑙) = 2.45 ⨯ (1 −

0.45
2

) = 1.89875 GHz

(The 1st shunt resonator in Fig. 4.1 contributes to this point);
𝑓3𝑑𝐵(𝑟) = 2.45 ⨯ (1 +

0.45
2

) = 3.00125 GHz

(The 1st and 2nd series resonator in Fig. 4.1 overlap at this point);
𝑓𝑧𝑒𝑟𝑜(𝑙)1 = 𝑎 ⨯ 𝑓3𝑑𝐵(𝑙) = 0.675 ⨯ 1.89875 = 1.28165625 GHz
(The 1st shunt resonator in Fig. 4.1 contributes to this point);
𝑓𝑧𝑒𝑟𝑜(𝑟)1 = 𝑏 ⨯ 𝑓3𝑑𝐵(𝑟) = 1.2 ⨯ 3.00125 = 3.6015 GHz
(The 1st series resonator in Fig. 4.1 contributes to this point);
𝑓𝑧𝑒𝑟𝑜(𝑟)2 = 𝑓𝑧𝑒𝑟𝑜(𝑟)1 2 /𝑓0 = 3.60152 /2.45 = 5.294205 GHz
(The 2nd series resonator in Fig. 4.1 contributes to this point);
d) Transform 𝑓 back to 𝑤 and apply Eqs. (4.5)-(4.10) to calculate the component values of
series and shunt resonators, as shown in Table 4.4. Inductance values refer to 𝐿𝑒𝑓𝑓 .
e) S-parameter simulation using ideal L, C, and Cp values from (d) to verify whether
BW1_ideal_simulated equals BW1. The red plot in Fig. 4.11 shows the corresponding BPF frequency
response. It is found that BW1_ideal_simulated = 46.19 %, so the error |BW1_ideal_simulatedBW1|=|46.19% − 45%| = 1.19% ≤ 5%. In practical cases, when BWtarget>60%, the S-parameter
simulation result shows distortion, and BW cannot be restored. So this approach focuses on BPF
designs with BWtarget of less than 60%.
f) S-parameter simulation with CMOS 180 technology with prototype inductors and capacitors.
g) Calibrate the center frequency based on Section 4.3 to get 2.489 GHz, which is very close
to the required 2.45 GHz.
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h) The yellow plot in Fig. 4.11 shows the effective prototype BPF frequency response. It is
found that BW1_simulated = 40.22% and the error |BW1_simulated-BWtarget|= |40.22% − 40%| =
0.22% ≤ 2%. So the BW1 (45%) satisfies the requirement.
3) After the above iterations, the calibration of BW is completed.
4.4.3

BPF Design for A Controllable Stopband Rejection

Figure 4.12 Comparison of stopband rejection between 3rd order and 4th order
OMI BPF in design example 1 (𝑓0 ≈ 2.45 GHz, BW≈40%)
Low order OMI BPF often cannot meet the high stopband rejection requirement. Usually, the
stopband rejection increases as the number of BPF order increases. This section presents a 4th order
OMI BPF in Fig. 4.1 for a higher stopband rejection than the 3rd order OMI BPF in Section 4.4.2
for the same center frequency and BW. As shown in Fig. 4.12, the 4th order (yellow plot) has higher
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stopband rejection than the 3rd order (red plot) while keeping the same 2.45 GHz center frequency
and 40% BW. The stopband rejection of the 4th order is 36.89 dB, which is more significant than
32.23 dB of the 3rd order stopband rejection. Table 4.5 lists the component values of the 4th order
design.
The following process is illustrated to retrieve 40% BW when the BPF order is increased from
3 to 4, similar to Section 4.4.2.

Figure 4.13 The 1st iteration of design example 1 at 4th order
1) Requirements
Order = 4; BWtarget = 40%; Center frequency (𝑓0 = 2.45 GHz).
2) Iterations for controllable BW (starting i=1)
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a) Set 𝑔𝑠𝑒1 = 1.9491, 𝑔𝑠ℎ1 = 1.9460, 𝑔𝑠𝑒2 = 2.1569, 𝑔𝑠ℎ2 = 1.1099 for the 4th order with
40% BW [70].
b) Increase the BW1 to be 45%. (BW1= BWtarget + 5%⨯𝑓0 =40%⨯𝑓0 + 5%⨯𝑓0 =45%⨯𝑓0 . For
Simplicity, BW1=45%)
c) Calculate the frequency placement of ideal BPF,
𝑓3𝑑𝐵(𝑙) = 2.45 ⨯ (1 −
𝑓3𝑑𝐵(𝑟) = 2.45 ⨯ (1 +

0.45
2

) = 1.89875 GHz

0.45
2

) = 3.00125 GHz

𝑓𝑧𝑒𝑟𝑜(𝑙)1 = 𝑎 ⨯ 𝑓3𝑑𝐵(𝑙) = 0.675 ⨯ 1.89875 = 1.28165625 GHz
𝑓𝑧𝑒𝑟𝑜(𝑟)1 = 𝑏 ⨯ 𝑓3𝑑𝐵(𝑟) = 1.2 ⨯ 3.00125 = 3.6015 GHz
𝑓𝑧𝑒𝑟𝑜(𝑙)2 = 𝑓𝑧𝑒𝑟𝑜(𝑙)1 2 ⁄𝑓0 = 1.281656252 ⁄2.45 = 0.67047 GHz
𝑓𝑧𝑒𝑟𝑜(𝑟)2 = 𝑓𝑧𝑒𝑟𝑜(𝑟)1 2 ⁄𝑓0 = 3.60152 ⁄2.45 = 5.2942 GHz
d) Apply Eqs. (4.5)-(4.10) to calculate the component values of series and shunt resonators, as
shown in Table 4.5. Inductance values refer to 𝐿𝑒𝑓𝑓 .
e) S-parameter simulation by using ideal L, C, Cp values from (b) to verify whether
BW1_ideal_simulated equals to BW1. The red plot in Fig. 4.13 shows the effective prototype BPF
frequency response. It is found that BW1_ideal_simulated = 45.66%, so the error | BW1_ideal_simulatedBW1| = |45.66% − 45%| = 0.66% ≤ 5%.
f) S-parameter simulation with CMOS 180 technology using the prototype inductors and
capacitors.
g) Calibrate the center frequency based on Section 4.3 to get 2.477 GHz, close enough to the
required 2.45 GHz.
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h) The yellow plot in Fig. 4.13 shows effective prototype BPF frequency response. It is found
that BW1_simulated = 36.82% and the error | BW1_simulated- BWtarget| = |36.82% − 40%| = 3.18% ≥
2%. So BW1 (45%) does not meet the requirement. A new BW2 (50%) is chosen to start the 2nd
iteration.

Figure 4.14 The 2nd iteration of design example 1 at 4th order

3) The 2nd iteration (i=2)
a) Calculate the frequency placement of ideal BPF,
𝑓3𝑑𝐵(𝑙) = 2.45 ⨯ (1 −
𝑓3𝑑𝐵(𝑟) = 2.45 ⨯ (1 +

0.5
2

) = 1.8375 GHz

0.5
2

) = 3.0625 GHz
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Table 4.5 The 4th order effective prototype BPF for 2.45 GHz center frequency and
40% BW by CMOS 180 technology
1st Try
Broaden
BW=45%

𝐿𝑠ℎ𝑜𝑤𝑛
/𝐿𝑒𝑓𝑓
(at 2.45
GHz)
(nH)

Resistive
Loss
(at 2.45
GHz)
(Ω)

C
(pF)

Cp
(pF)

1st Series

2.3741
/2.543

4.348

0.7679

1st Shunt

1.1476
/1.2007

2.3305

2nd Series

7.1162
/9.1419

2nd Shunt

Inductor parameters
Width
(um)

Space
(um)

Radius
(um)

N
(turn)

0.8915

15

2

55.66

3.25

3.6771

9.7597

15

2

61.875

2

24.8897

0.0989

0.3627

15

2

67.415

5.25

1.594
/1.6778

3.0102

2.6476

32.706

15

2

59.055

2.5

2nd Try
Broaden
BW=50%

𝐿𝑠ℎ𝑜𝑤𝑛
/𝐿𝑒𝑓𝑓
(at 2.45
GHz)
(nH)

Resistive
Loss
(at 2.45
GHz)
(Ω)

C
(pF)

Cp
(pF)

1st Series

2.2373
/2.3881

4.1317

0.7854

1st Shunt

1.3303
/1.3935

2.5516

2nd Series

6.8219
/8.6372

2nd Shunt

1.8058
/1.9119

Inductor parameters
Width
(um)

Space
(um)

Radius
(um)

N
(turn)

0.9817

15

2

52.135

3.25

3.1725

9.2062

15

2

59.825

2.25

22.5977

0.0965

0.3921

15

2

64.22

5.25

3.2728

2.3368

33.24

15

2

81.565

2.25

𝑓𝑧𝑒𝑟𝑜(𝑙)1 = 𝑎 ⨯ 𝑓3𝑑𝐵(𝑙) = 0.675 ⨯ 1.8375 = 1.2403125 GHz
𝑓𝑧𝑒𝑟𝑜(𝑟)1 = 𝑏 ⨯ 𝑓3𝑑𝐵(𝑟) = 1.2 ⨯ 3.0625 = 3.675 GHz
𝑓𝑧𝑒𝑟𝑜(𝑙)2 = 𝑓𝑧𝑒𝑟𝑜(𝑙)1 2 ⁄𝑓0 = 1.24031252 ⁄2.45 = 0.6279 GHz
𝑓𝑧𝑒𝑟𝑜(𝑟)2 = 𝑓𝑧𝑒𝑟𝑜(𝑟)1 2 ⁄𝑓0 = 3.6752 ⁄2.45 = 5.5125 GHz
b) Apply Eqs. (4.5)-(4.10) to calculate the component values of series and shunt resonators, as
shown in Table 4.5. Inductance values refer to 𝐿𝑒𝑓𝑓 .
c) S-parameter simulation by using ideal L, C, Cp values from (b) to verify whether
BW2_ideal_simulated equals to BW2. The red plot in Fig. 4.14 shows the effective prototype BPF
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Figure 4.15 Stopband rejection for different bandwidths and orders (ideal BPF)
frequency response. It is found that BW2_ideal_simulated = 51.12%, so the error | BW2_ideal_simulatedBW2| = |51.12% − 50%| = 1.12% ≤ 5%.
d) S-parameter simulation with CMOS 180 technology using the prototype inductors and
capacitors.
e) Calibrate the center frequency based on Section 4.3 to get 2.466 GHz, close enough to the
required 2.45 GHz.
f) The yellow plot in Fig. 4.14 shows the corresponding BPF frequency response. It is found
that BW2_simulated = 41.81% and the error |BW2_simulated-BWtarget| = |41.81% − 40%| = 1.81% ≤
2%. So BW2 (50%) satisfies the requirement.
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4.5

Design Example of a High Order (7th order) BPF

4.5.1

Starting Order Selection
Table 4.6 Stopband rejection ratio for different bandwidths and orders (ideal BPF)
Num of
3rd

4th

5th

6th

7th

(dB)

(dB)

(dB)

(dB)

(dB)

10%

66.3670

87.5611

106.2370

128.2090

144.1094

20%

56.6102

69.3730

89.4475

101.2615

116.1950

30%

47.6870

58.4311

77.2111

85.9175

102.2370

40%

43.2692

51.4876

66.4056

77.1201

88.7299

50%

39.6170

47.0308

61.6597

70.8356

82.3099

60%

35.9836

42.3070

56.2110

62.7036

76.2236

order
BW

Given a design example 2 of 2.45 GHz center frequency, 20% BW and 70 dB stopband
rejection. Fig. 4.15 shows the stopband rejection verse % bandwidth for different orders of OMI
BPF. The stopband rejection decreases as the % bandwidth increases. And so, as the stopband
rejection increases as the order of OMI BPF increases. Given the stopband rejection and %
bandwidth, the user can find the minimum order of OMI BPF to start with. If the actual minimum
order OMI BPF doesn’t satisfy the stopband rejection, the user can select a higher-order. Fig. 4.15
and Table 4.6 show that the 4th order ideal BPF has a 69.37 dB stopband rejection, close to the
requirement of 70 dB. So, the 4th order is chosen to be the starting order of the design example 2.
4.5.2

Design Example 2

Fig. 4.16 presents the 4th, 5th, 6th, and 7th order OMI BPF frequency responses for 2.45 center
frequency and 20% BW. The stopband rejection increases along with an increase in the order. The
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center frequency of the 4th, 5th, 6th, and 7th order OMI BPF is 2.455 GHz, 2.489 GHz, 2.477 GHz,
2.50 GHz separately. The largest error equals to |2.50 GHz – 2.45 GHz|/2.45 GHz = 2.04%,
relatively small. So above center frequencies can be treated close to 2.45 GHz to satisfy the
requirement. The stopband rejection of the 4th, 5th, 6th, and 7th order OMI BPF is 44.25, 58.13.
62.54 and 74.82 dB, respectively. The 7th order stopband rejection of 74.82 dB is larger than the
required 70 dB. Table 4.7 shows the relevant component values for the 7th order OMI BPF whose
stop rejection meets the requirement. By following the above steps in Section 4.3 and Section 4.4,
Table 4.8 summarizes the optimized calibration flow to meet the demand.

Figure 4.16 The 4th, 5th, 6th, and 7th order BPF for 2.45 center frequency and
20%BW (The design example 2 of the 7th order with stop rejection higher than 70
dB)

61

Table 4.7 The 7th order BPF with 74.82 dB stopband rejection at 2.50 GHz (≈2.45
GHz) with 18.93% BW (≈20% BW)
7th BPF
Stopband
rejection=7
4.82dB
1st Series

4.6

𝐿𝑠ℎ𝑜𝑤𝑛
/𝐿𝑒𝑓𝑓
(at 2.45
GHz)
(nH)
2.6067
/2.8107

Resistive
Loss
(at 2.45
GHz)
(Ω)

C
(pF)

Cp
(pF)

4.7464

0.7887

Inductor parameters
Width
(um)

Space
(um)

Radius
(um)

N
(turn)

0.713

15

2

61.55

3.25

1st Shunt

0.759
/0.796

1.774

5.5593

11.329

15

2

84.98

1.25

2nd Series

9.9011
/14.909

64.806

0.078

0.205

15

2

96.32

5.25

2nd Shunt

0.7376
/0.7743

1.7362

5.7213

47.078

15

2

82.39

1.25

3rd Series

10.893
/17.458

92.757

0.035

0.2067

15

2

106.16

5.25

3rd Shunt

0.9524
/1.0031

2.1408

4.43

119.76

15

2

107.8

1.25

4th Series

9.561
/14.097

57.433

0.0227

0.277

15

2

92.9

5.25

BPF Performance
Fig. 4.17 shows the BPF performance before and after calibration: 1) the uncalibrated BPF

centered at 2.18 GHz with 30.73% bandwidth (in blue), and 2) the calibrated BPF centered at 2.39
GHz with 35.54% bandwidth, 29.97 dB stopband rejection (in green). The calibrated 3rd order
OMI BPF is shown in Fig. 4.18. Fig. 4.20 displays the layout of the 7th order BPF of design
example 2. Fig. 4.19 presents the frequency response, which has 2.333 GHz center frequency,
17.40% BW, 62.29 dB stopband rejection. The center frequency error is smaller than 5% for both
design examples, i.e., the 3rd order BPF: |2.388-2.45|/2.45=2.53%; the 7th order BPF: |2.3332.45|/2.45=4.78%. The center frequencies and the cut-off frequencies are shifted to the left
compared to the previous circuit analysis. The shift of cut-off frequency decreases the BW. The
error of BW is less than 5%, i.e., the 3rd BPF: |35.54%-40.22%|=4.68%; the 7th BPF: |17.40%62

Table 4.8 Summary of optimized OMP BPF for example 2
4th
order
1

5th
order
2

6th
order
2

7th
order
2

Iteration times
Successful
Broaden BW
25
30
30
30
(%)
Center
Frequency
Simulated/target
2.455/2.45
2.489/2.45
2.477/2.45
2.50/2.45
(GHz)
0.20
1.59
1.10
2.04
error∆
(%)
Left cut-off
frequency
Simulated/calculated 2.1998/2.205 2.1914/2.205 2.2121/2.205 2.2279/2.205
(GHz)
0.24
0.62
0.32
1.04
error∆
(%)
Right cut-off
frequency
Simulated/calculated 2.6982/2.695 2.7167/2.695 2.7087/2.695 2.7013/2.695
(GHz)
0.12
0.81
0.51
0.23
error∆
(%)
Achieved
BW
20.31
21.11
20.04
18.93
(%)
BWtarget
20
20
20
20
(%)
Deviated
∆BW
0.31
1.11
0.04
1.07
(%)
Stopband
Rejecton
44.25
58.13
62.54
74.82
(dB)
18.93%|=1.53%. The above changes are mainly due to the parasitic effect of the layout. Firstly,
resistive loss of wires further narrows BW and compresses passband gain, causing smaller
stopband rejection and frequency placement shifts. Secondly, the lumped parasitic LC's selfresonant frequency affects frequency placement of the center frequency, the cut-off frequencies,
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and the transmission zeroes. Lastly, some capacitor values of the series resonator are relatively
small compared to the parasitic C, causing a shift of the center frequency and the cut-off
frequencies.

Figure 4.17 The 3rd order BPF uncalibrated and calibrated post-layout
comparison
Three test cases (signal frequency @ 𝑓0 , 𝑓3𝑑𝐵(𝑙) , 𝑓3𝑑𝐵(𝑟) ) were set up for the 7th and 3rd order
post-layout to verify S-parameters frequency responses separately. A transient signal of -50 dBm
was imported at the post-layout input port in these test cases. The Cadence Spectre DFT [75] takes
216 (65,536) samples equally spaced in time and outputs equally spaced samples in frequency
representing the input signal's frequency components.
64

Figure 4.18 The 3rd order BPF calibrated layout
Fig. 4.21, 4.22, and 4.23 show Cadence Spectre DFT results of the three test cases
(𝑓0 =2.33346, 𝑓3𝑑𝐵(𝑙) =2.12864, 𝑓3𝑑𝐵(𝑟) =2.53477 GHz) for the 7th order post-layout. In Fig. 4.21
of the test case 𝑓0 =2.33346, the conversion loss from the BPF post-layout is -97.43283 – (63.2979) = -34.13488 dB@2.33 GHz, which is comparable to the conversion loss from Sparameter
(-35.5712dB@2.33346 GHz in Fig. 4.18). The input (@Vp = 845.16 uV) and the output (@Vp =
16.609 uV) signals from the post-layout are also shown in Fig. 4.21. The SFDR of the input and
the output signal is comparable, 51.2627 and 51.2833 dB, respectively, with ∆SFDR=0.0206dB.
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Similarly, Figs. 4.22 and 4.23 show Cadence Spectre DFT results of the other two test cases
𝑓3𝑑𝐵(𝑙) =2.12864 and 𝑓3𝑑𝐵(𝑟) =2.53477 GHz. The SFDR of the input and the output signal at
𝑓3𝑑𝐵(𝑙) = 2.12864 GHz is 53.2459 and 56.4444 dB, ∆SFDR=3.1985dB, and that at
𝑓3𝑑𝐵(𝑟) =2.53477 GHz is 54.5124 and 54.5954 dB, ∆SFDR=0.083dB.
Accordingly, Figs. 4.24, 4.25, and 4.26 show Cadence Spectre DFT results of the three test
cases (𝑓0 =2.38781, 𝑓3𝑑𝐵(𝑙) =1.9515, 𝑓3𝑑𝐵(𝑟) =2.80023 GHz) for the 3rd order post-layout. All
test cases measure results are summarized in Table 4.10.

Figure 4.19 The post-layout frequency response of 7th order BPF of design
example
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Figure 4.20 Layout of 7th order BPF of design example 2
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4.7

Conclusion and Comparison
Table 4.9 Performance summary and comparison work

Reference
number

[5]

[36]

[37]

Technology
process

CMOS
0.18 µm

Methodology

Active
inductor/
capacitor,
Negative
Resistor

CMOS
0.18 µm
Qenhanced
passive
inductor,
Coupling
network

CMOS
0.18 µm
Qenhanced
passive
inductor,
Negative
resistor

Active

Passive

2

Active or
passive
order
Center
frequency
(GHz)
BW
(%)
Stopband
rejection
(dB)
Passband
gain
(dB)
No.
transmission
zeros

This work (Design
1)
Effective
Layout
prototype
CMOS
0.18 µm

This work (Design 2)

[51]

[52]

[65]

LTCC

PCB

Tanocia
RF-35A2

Coupling
network

Coupling
network

Resonator
superposition

Resonator
superposition

Resonator
superposition

Passive

Passive

Passive

Passive

Passive

Passive

2

3

2

2

4

3

3

7

7

0.758

23.5

2.368

3.5

0.07~0.27

2.6

2.489
(≈2.45)

2.388

2.50
(≈2.45)

2.333

0.94

17.02

2.53

5.71

27~21

53.85

40.22
(≈40)

35.54

18.93
(≈20)

13.12

50

15.2

30

30

>50

Low

32.23

29.97

74.82

62.29

18.1

-1.65

-1.8

-2

-2.9~-2.2

-1.38

-5.35

-7.41

-26.01

-35.57

0

3

0

3

2

2

3

3

7

7

Effective
Layout
prototype
CMOS
0.18 µm

Figure 4.21 Test case of the 7th order post-layout BPF @ 𝑓0 = 2.33346 GHz
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Figure 4.22 . Test case of the 7th order post-layout BPF @ 𝑓3𝑑𝐵(𝑙) = 2.12864 GHz

Figure 4.23 Test case of the 7th order post-layout BPF @ 𝑓3𝑑𝐵(𝑟) = 2.53477 GHz
OMI BPF is a special BPF that cannot be transformed from a single LPF prototype, which
combines shunt and series resonators to overlap at the same center frequency and cut-off frequency
but provide different transmission zeros in both the passband skirts. The OMI BPF has advantages:
1) It offers higher stopband rejection when the number of inductors is equal to the conventional
BPFs, i.e., elliptic and Chebyshev BPF, significantly improving BPF selectivity, 2) It requires
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Figure 4.24 Test case of the 3rd order post-layout BPF @ 𝑓0 = 2.38781 GHz

Figure 4.25 Test case of the 3rd order post-layout BPF @ 𝑓3𝑑𝐵(𝑙) = 1.9515 GHz
fewer inductors for the same stopband rejection, reducing area and power consumption
substantially.
This work presents a calibration flow to meet OMI BPF design requirements (center frequency,
bandwidth, stopband rejection). It includes theoretical calculation in the calibration flow: 1) Select
an initial BPF order based on ideal BPF performance for bandwidth and stopband rejection at the
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Figure 4.26 Test case of the 3rd order post-layout BPF @ 𝑓3𝑑𝐵(𝑟) = 2.80023 GHz
specific center frequency (Fig. 4.15), 2) Find the prototype center frequency due to discrepancy
between the ideal and the effective inductor, 3) Calibrate the BPF bandwidth due to the inherent
loss of the inductors, and 4) To meet a higher stopband rejection, Increase the BPF order with
iterations on (2) and (3) to meet a higher stopband rejection requirement. In the design example 2,
19% (~ the spec 20%) BW and stopband rejection of 75 dB are obtained while keeping the center
frequency of 2.50 GHz after seven calibrations beginning at the 4th order. A brief BPF performance
comparison is shown in Table 4.9. In our work (Designs 1 and 2), the layout after calibrations
performance is fairly compared with the schematic. The center frequency error is less than 5%,
i.e., the 3rd order BPF: |2.388-2.45|/2.45=2.53%; the 7th order BPF: |2.333-2.45|/2.45=4.78%. The
bandwidth error is less than 5%, i.e., the 3rd order BPF: |35.54%-40.22%| = 4.68%; the 7th order
BPF: |17.40%-18.93%| = 1.53%. Both designs achieve high stopband rejection, i.e., the 3rd order
BPF: 32.23 dB verse 29.97 dB; the 7th order BPF: 74.82 dB verse 62.29 dB. The proposed design
examples demonstrated exemplary performance in high center frequency, wide bandwidth, and
high stopband rejection.
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Table 4.10 Test cases summary (the 7th and 3rd order post-layout OMI BPFs)
Test cases
on postlayout

Transient signals

@ 𝑓0 =
2.33GHz
7th order
postlayout test
case with
transient
signals

@ 𝑓3𝑑𝐵(𝑙) =
2.13GHz

@ 𝑓3𝑑𝐵(𝑟) =
2.53 GHz

@ 𝑓0 = 2.39
GHz
3rd order
postlayout test
case with
transient
signals

@ 𝑓3𝑑𝐵(𝑙) =
1.95GHz

@ 𝑓3𝑑𝐵(𝑟) =
2.80 GHz

Input
signal
Output
signal
Input
signal
Output
signal
Input
signal
Output
signal
Input
signal
Output
signal
Input
signal
Output
signal
Input
signal
Output
signal

DFT
Amplitude
(dBV)

DFT
conversion
loss
(dB)

S-parameters
conversion
loss
(dB)

∆gain =
DFT −
|
|
Sparameter
(dB)

-34.1345

-35.5712

1.4367

-63.2979

SFDR
(dB)

∆SFDR
(dB)

51.2627

-97.4324

0.0206
51.2833

-60.1074

53.2459
-38.4324

-38.5712

0.1388

-98.5398

3.1985
56.4444

-63.4906

54.5124
-39.1475

-38.5712

0.5736

-102.6381

0.083
54.5954

-61.7277

55.6978
-6.4358

-7.408

0.9722

-68.1635

0.2496
55.4482

-59.3796

54.7503
-11.2309

-10.408

0.8229

-70.6104

0.3055
55.0558

-58.0823

57.9622
-12.6739

-70.7562

-10.408

2.2659

2.571
55.3912
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5 WIDEBAND HIGH-GAIN LOW NOISE AMPLIFIER
WITH GM-BOOSTED COMMON GATE AND
CURRENT-REUSE TECHNIQUE
5.1

The Topology and Design Principle of Low Noise Amplifier

Figure 5.1 Dual IF heterodyne receiver [76]
Low noise amplifier is a very important component in modern RF frond-end (RFFE) design,
as shown in Fig. 5.1, which is the basic topology of the heterodyne receiver [76]. The heterodyne
receiver is a very popular structure today to achieve good performance in RFFE. Still, it consumes
several off-chip BPFs and local oscillators/PLLs, making it a complex and high-cost design. Any
on-chip BPF with good selectivity and passband gain can improve heterodyne receiver
performance with monolithic characteristics and low cost. However, like all conventional BPFs,
good selectivity and high passband gain are trade-off properties when the order of BPF needs to
increase to achieve higher stopband rejection. The same phenomenon happens to OMI BPF in
Section 4. Design examples 1 and 2 suffer high in-band loss when they provide required center
frequency, bandwidth, and high stopband rejection. So, the enhancement component should be
connected to the output of OMI BPF for BPF in-band loss compensation, thus low noise amplifier
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becomes a good candidate with high gain and noise suppressed. Meanwhile, the wideband
frequency range should be large enough to cover the OMI BPF -3dB bandwidth.
As you can see, the receiver is a cascaded system. According to Friis’ Eq. (5.1), whole system
noise factor is determined by
𝑁𝐹𝑡𝑜𝑡 = 1 + (𝑁𝐹1 − 1) +

𝑁𝐹2 −1
𝐴𝑃1

+ ⋯+

𝑁𝐹𝑚 −1
𝐴𝑃1 ⋯𝐴𝑃(𝑚−1)

(5.1)

𝐴𝑃n and 𝑁𝐹n are nth stage gain and noise factor, separately [76]. The Friis’ equation clarifies the
importance of first several stages on noise suppression of whole system, which explains why single
low noise amplifier is always the first or second block after antenna.
To better analyze noise of receiver, the noise model of devices is very important, which mainly
involves thermal noise of resistors, thermal and flicker noise of MOSFETs. Fig. 5.2 shows two
equivalent models of thermal noise of resistors. k is the Boltzmann constant, and T is the absolute
temperature. Fig. 5.3 shows thermal noise model of MOSFET which can be represented as a
current source connected between the drain and source of MOSFET or a voltage source connected
to the gate of MOSFET. In Eqs. (5.2) and (5.3), γ is the excess noise factor for short-channel
devices and 𝑔𝑚 is the transconductance value of MOSFET. The flicker noise of MOSFET can also
be represented as current source or voltage source as shown in Fig. 5.2 but in different Eqs. (5.4)
and (5.5). K here is the process-dependent constant and 𝐶𝑜𝑥 is the gate-oxide capacitance per unit
area.

Figure 5.2 Thermal noise model of resister [76]
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Figure 5.3 Thermal noise models of MOSFET [76]
−

(5.2)

𝐼𝑛2 = 4𝑘𝑇𝛾𝑔𝑚
−

𝑉𝑛2 = 4𝑘𝑇𝛾/𝑔𝑚
−

𝑉𝑛2 =
−

𝐾

(5.4)

𝑊𝐿𝐶𝑜𝑥 𝑓

2
𝐼𝑛2 = 𝑔𝑚

5.1.1

1

𝐾

(5.3)

1

𝑊𝐿𝐶𝑜𝑥 𝑓

(5.5)

Common Source Low Noise Amplifier

In low noise amplifier designs, there are three main directions which are common source (CS)
amplifier [77-88], common gate (CG) amplifier [89-100], and distributed amplifier [101-102].
Each of them has multiple applications when the trade-off of noise figure, gain, bandwidth, power,
linearity, and stability is taken into consideration. CS amplifier proves better at noise figure but
needs input-matching network with several inductors, increasing design difficulty and size. In this
Section, resistive load CS LNA and its variants (inductive load CS, cascode CS, current
source/sink amplifier) are demonstrated first to unfold characteristics of conventional CS amplifier.
Then, shunt feedback (SFB) CS amplifier is presented for better noise figure and input-matching.
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Last, the noise cancelling technique is presented to combine with SFB CS amplifier for wideband
applications.
5.1.1.1 Resistive Load Common Source Low Noise Amplifier and Its Variants
In Fig. 5.4, a single NMOS with RL as its resistive load is presented [77]. There are two tradeoffs between voltage gain and output bandwidth, voltage gain and power supply. Eq. (5.6) shows
the trade-off of voltage gain and power supply [76]. 𝑉𝑅𝐿 is the voltage drop of load resistor RL
which is limited by power supply. The noise factor of this structure is shown in Eq. (5.7). The
higher of transconductance value, the less noise factor.

Figure 5.4 Resistive load CS amplifier [77]
|𝐴𝑣 | = 𝑔𝑚 𝑅𝐷 =
𝐹 ≥2+

2𝑉𝑅𝐿
𝑉𝐺𝑆 −𝑉𝑇𝐻

4𝛾
𝑔𝑚 𝑅𝑠

(5.6)
(5.7)

Figs. 5.5 – 5.6 shows the inductive load CS amplifier [78-79, 86]. Compared with resistive
load CS amplifier in Fig. 5.4, it proves larger bandwidth. However, the equivalent input impedance
sometimes is affected by the gate-to-source capacitance value 𝐶𝑔𝑠 as a feedback path, thus a
compensation parallel inductor needs to be introduced to reduce 𝐶𝑔𝑠 .
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Figure 5.5 Cascode inductive load CS LNA with impedance matching network [78]

Figure 5.6 Two stages inductive load CS LNA [79]
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The papers [78-79, 86-88] utilize cascode structure to reduce miller effect, thus, to have a
smaller input time constant and larger bandwidth than purely resistive load CS amplifier in Fig.
5.4. But it also sacrifices voltage headroom for wideband application. Fig. 5.7 shows a two stages
cascode inductive load CS amplifier.

Figure 5.7 Two stages cascode inductive load CS LNA [86]
5.1.1.2 Shunt Feed Back (SFB) Common Source Low Noise Amplifier
One obstacle for wideband application is the input-matching network when CS LNA of Fig.
5.5 is implemented at high frequency. The CS LNA needs matching network of Figs 5.5 and 5.8
to remove the input impedance imaginary part and leave the real part equal to source resistance 𝑅𝑠
which usually is 50Ω. Eq. (5.8) reveals how degeneration inductor 𝐿𝑠 and gate inductor 𝐿𝑔 work
to achieve input impedance matching where 𝜔 𝑇 = 𝑔𝑚 /(𝐶gs + 𝐶𝑝 ) is the cut-off frequency. The
imaginary part (𝐿𝑠 + 𝐿𝑔 − (𝐶

1

gs +𝐶𝑝 )

) should be zero and the real part (𝜔 𝑇 𝐿𝑠 ) should equal to source

resistance 𝑅𝑠 .
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𝑍in (𝑠) =

1
𝑠(𝐶gs +𝐶𝑝 )

+ 𝑠(𝐿𝑠 + 𝐿𝑔 ) + 𝜔 𝑇 𝐿𝑠 = 𝑠 (𝐿𝑠 + 𝐿𝑔 − (𝐶

1

gs +𝐶𝑝 )

) + 𝜔 𝑇 𝐿𝑠

(5.8)

Figure 5.8 Analysis of input-matching network of Fig. 5.5 [78]
From the above analysis, CS LNA amplifier impedance matching depends on several inductors,
which have limited Q to affect LNA performance. So, the shunt feedback CS LNA is introduced
to the wideband application without considering the inductors-based input matching network [8085]. As shown in Fig. 5.9, a basic SFB CS LNA is presented with feedback resistor R [81]. The
MOSFET with a feedback resistor R constitutes an active resistor by connecting the drain and gate.
So, the input impedance equals to 𝑍in = 1/𝑔𝑚 and gain 𝐴V = 1 −

𝑅𝐹
𝑅𝑆

. For resistive load SFB CS

LNA shown in Fig. 5.10 [80], Eqs. (5.9) – (5.11) represent the noise factor, the input impedance,
and the voltage gain, respectively [77]. It is shown that if the load resistance 𝑅𝐿 is much greater
than the feedback resistance 𝑅𝑓 , the input impedance approximates to 1/𝑔𝑚 .
𝐹 ≥1+
𝑍𝑖𝑛 =
𝐴𝑉 =

𝛾
𝑔𝑚 𝑅𝑠

𝑅𝑓 +𝑅𝐿
1+𝑔𝑚 𝑅𝐿
𝑔𝑚 +1/𝑅𝑓

1/𝑅𝐿 +1/𝑅𝑓
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(5.9)
(5.10)
(5.11)

Figure 5.9 Basic SFB CS amplifier (left figure: noise path, right figure: signal path) [81]

Figure 5.10 Resistive load SFB CS amplifier [80]
The other important characteristic other than the input impedance match is that signal produces
opposite sign at input node X and output node Y due to the CS stage, while noise produces the
same sign with the proportional gain relation

𝑉𝑛𝑋
𝑉𝑛𝑌

= 𝑅𝑠 /(𝑅𝑠 + 𝑅) in Fig. 5.9. The opposite sign

change of signal and noise between input node X and output node Y makes the SFB CS available
for noise cancellation, as illustrated in Section 5.1.1.3.
Besides the above discussed conventional SFB CS amplifier structure, there are two significant
SFB CS variants, as shown in Figs. 5.11 - 5.13. In Fig. 5.11, the active shunt feedback CS is
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achieved using a source follower to replace a single feedback resistor 𝑅𝑓 [77]. The input
impedance is shown in Eq. (5.12). The transconductance value can be smaller than resistive load
SFB CS to save power for the same value input impedance but brings in more noise shown in Eq.
(5.13), because a new product 𝛾 ⋅ 𝑔𝑚2 𝑅𝑠 is added and 𝑔𝑚1 is small. Fig. 5.12 presents the SFB
CS with the feedback resistor and the source-follower active feedback to improve the CS
performance [82]. In Fig. 5.13, a stack SFB CS amplifier is presented with PMOS and NMOS
applying resistive feedback [84]. So, based on Eqs. (5.14) and (5.15), the input impedance is easier
to achieve with less power consumption, and the noise factor is less than primary SFB CS shown
in Fig. 5.10 where 𝑅out = 𝑟𝑜1 //𝑟𝑜2 and 𝐺𝑚 = 𝑔𝑚1 + 𝑔𝑚2 .
𝑍in =

1
𝑔𝑚2 (1+𝑔𝑚1 𝑅𝐿 )

𝐹 ≥ 1 + 𝛾 ⋅ 𝑔𝑚2 𝑅𝑠 +
𝑅in =

𝛾(1+𝑔𝑚2 𝑅𝑠 )2
𝑔𝑚1 𝑅𝑠

𝑅out +𝑅𝐹

𝛾
𝐺𝑚 𝑅𝑆

+

(5.13)
(5.14)

1+𝐺𝑚 𝑅out

𝑁𝐹 ≅ 1 +

(5.12)

𝑅𝑆
𝑅𝐹

Figure 5.11 Active feedback CS based on source follower [77]
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(5.15)

Figure 5.12 SFB CS with resistive and active feedback [82]

Figure 5.13 Stack SFB CS amplifier [84]

5.1.1.3 SFB CS Noise Cancelling Technique
The SFB CS amplifier presents the nature of noise cancellation with the opposite sign change
of noise and signal at input and output nodes from the analysis above. To achieve a better noise
factor, it is not enough to have only transconductance enhancement at the denominator of Eq.
(5.15). The MOSFET with the feedback path is the primary noise source of the SFB CS amplifier.
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In Fig. 5.14, an accessory stage with negative voltage gain −𝐴𝑋 is connected to input node X so
that node X noise which has the same sign as node Y noise converted to out-of-phase noise with
gain −𝐴𝑋 to cancel node Y noise at output [85]. The total noise of this circuit is shown in Eq.
(5.16). If the total noise originated from 𝑀1 transistor is fully cancelled by the accessory stage, the
relation between 𝐴𝑋 and the feedback should fulfill Eq. (5.17). 𝐼𝑛,𝑀1 is the current source of noise
model between gate and drain of 𝑀1 transistor. The total gain is shown in Eq. (5.18). In Fig. 5.15,
the other modified circuit is presented with a positive gain 𝐴𝑌 stage from Y node to output. The
total gain is increased to −𝐴𝑌 𝑅𝐹 (𝑔𝑚1 +

1
𝑅𝑆

) which equals to Eq. (5.18) times 𝐴𝑌 , and the negative

gain 𝐴𝑋,𝐺 of the accessory stage equals to 𝐴𝑋,𝐺 = 𝐴𝑌 (1 +

𝑅𝐹
𝑅𝑆

).

𝑉𝑛, out = 𝐼𝑛,𝑀1 (𝑅𝑆 + 𝑅𝐹 − 𝐴𝑋 𝑅𝑆 )
𝐴𝑋 = 1 +

𝑅𝐹

(5.17)

𝑅𝑆

𝐴𝑉 = −𝑅𝐹 (𝑔𝑚1 +

(5.16)

1
𝑅𝑆

)

Figure 5.14 SFB CS LNA with negative gain amplifier [85]
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(5.18)

Figure 5.15 Modified SFB CS LNA with positive gain amplifier [85]
5.1.2

Common Gate Low Noise Amplifier

Unlike the CS amplifier, the common gate amplifier does not need an input-matching network
or a feedback path to achieve a suitable input impedance match. In this section, the conventional
common gate is demonstrated first for its fundamental characteristics. Then, the 𝑔𝑚 -boosted
common gate LNA is introduced to reduce the bias current, thus reducing power consumption.
Last, several noise cancelling techniques are illustrated for noise performance.
5.1.2.1 Conventional Common Gate Low Noise Amplifier
Fig. 5.16 and Fig. 5.17 present a conventional CG amplifier with an inductor connected to the
source of 𝑀1 transistor where 𝑍in =

1
𝑔𝑚1

[89, 91]. Compared to the current source or resistor

degeneration, such a structure can utilize an inductor to cancel input capacitance, achieving a
smaller input time constant and broad bandwidth.
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Figure 5.16 Inductive degeneration CG LNA [89]

Figure 5.17 Inductive degeneration CG LNA with cascode current-reuse technique [91]
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5.1.2.2 Gm-boosted Common Gate Low Noise Amplifier
The 𝑔𝑚 -boosted common gate utilizes a loop to amplify input with gain of -A connected to the
gate of MOSFET as shown in Fig. 5.18. Therefore, equivalent boosted total transconductance
𝐺𝑚 = (1 + 𝐴)𝑔𝑚1 where 𝐺𝐵𝑂𝑂𝑆𝑇 equals to A. Basic characteristics are clarified by Eqs. (5.19) –
(5.21), which are voltage gain, input impedance, and matching condition, separately. The 𝑔𝑚 boosted CG was developed in three directions: (1) differential CG amplifier, (2) transformer-based
CG amplifier, and (3) CS-based CG amplifier. Transformer-based CG amplifier has several
variants shown in Fig. 5.19 where T is turn ratio.
𝐴𝑉 = −𝑔𝑚1 𝑅𝐿 (1 + 𝐴) = −𝐺𝑚 𝑅𝐿

(5.19)

𝑍𝐼𝑁 = 1/[𝑔𝑚1 (1 + 𝐴)] = 1/𝐺𝑚

(5.20)

𝑔𝑚1 𝑅𝑆 (1 + 𝐴) = 1 => 𝐺𝑚 𝑅𝑆 = 1

(5.21)

Figure 5.18 𝑔𝑚 -boosted CG amplifier (b: differential design, c: transformer-based design, d:
CS based design) [98]

Figure 5.19 Transformer-based CG amplifier variants [77]
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5.1.2.3 CG Noise Cancelling Technique
Unlike CS amplifier, the noise of CG amplifier at input node X and output node Y has an
opposite sign, but signals at two nodes have the same sign as shown in Fig. 5.20, given that noise
current 𝐼𝑛,𝑀1 flows out Y node but flows in X node [92]. To cancel noise at the accessory stage,
the CS stage is added to the node Y and the node X; thus, signals at both nodes can be summed
with the same sign, and noise can be canceled for high gain and low noise application. The fully
noise-canceled condition is shown in Eq. (5.22). Other similar CG noise cancellation circuits are
presented in Fig. 5.21 of balun type CG LNA [90] and Fig. 5.22 of current mirror structure for a
wider bandwidth [97].
𝐼𝑛, out =

I𝑛,𝑀1
1+𝑔𝑚1 𝑅𝑆

𝑅𝐿1 𝑔𝑚2 −

I𝑛,𝑀1
1+𝑔𝑚1 𝑅𝑆

𝑅𝑆 𝑔𝑚3 = 0 ⇒ 𝑔𝑚2 𝑅𝐿1 = 𝑔𝑚3 𝑅𝑆

Figure 5.20 CG LNA with dual CS stages [92]
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(5.22)

Figure 5.21 Balun type CG LNA noise cancelling technique [90]

Figure 5.22 CG LNA with current mirror noise cancelling technique [97]
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5.1.3

Distributed Low Noise Amplifier

The distributed low noise amplifier performs well at wideband frequency range and
input/output impedance matching for optical and imaging applications. However, the distributed
LNA always applies multiple repeated cascaded blocks together, consuming more power and size
than the above discussed CS/CG LNA. In Fig. 5.23, a bidirectional distributed amplifier is
presented with multiple 𝑔𝑚 -cells, achieving 2-12 GHz bandwidth, 16 dBm 1 dB compression point,
0.13 W minimum power consumption, 1.89 mm2 die area [102].

Figure 5.23 𝑔𝑚 -cell based general topology of bidirectional distributed amplifier [102]
5.1.4

Low Noise Amplifier with Active Inductor

Figure 5.24 Differential CS LNA with active inductors [103]
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Active inductors are emerging from new applications of CS/CG LNA in recent years. Active
inductors inside LNA can replace spiral passive bulky inductors with less area but more power
consumption. The paper [104] applies the active inductor in the input-matching network. Fig. 5.24
presents a conventional differential CS LNA with active inductors to replace passive spiral
inductive load, which only occupies 0.009 mm2 die area but 13.9 mW with 1 V power supply [103].
5.2

The Proposed Wideband High-Gain Low Noise Amplifier

5.2.1

The Topology of Proposed LNA

1st stage

2nd stage

VDD
RL1
RL0

RB0

CB0

CB3

Y
M1

CB1
M0

VB0

CB4

M4

CB5
Lc

RB4

VB1
RB1

3rd stage

VB4

RB3
VB3
CB2

X

M3

CB6

Off-chip
inductor

Vout

M2

RB2

Vin

VB2
Ls

Figure 5.25 The proposed LNA topology
From the above discussion of the LNA [89, 91, 94, 97, 98, 100], the proposed wideband highgain LNA (Fig. 5.25) selects a CG amplifier as its primary block (the 2nd stage). Its main
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advantages are 1) good input impedance match without adding extra components, such as the
feedback path of SFB CS amplifier, and 2) low noise factor. At the same time, the 𝑔𝑚 -boosted
common gate structure selected to add a CS gain loop (the 1st stage) on the inductive degeneration
CG amplifier. Thus, the CG main transistor 𝑀1 transconductance value 𝑔𝑚1 can be reduced to less
than 20 mS. Also, the bias current of the 2nd stage is reduced, and so is the total power is reduced.
Following the CG noise-canceling technique (Section 5.1.2.3), the 3rd stage design is a current
source inverter amplifier seen from the Y node and a current sink inverter amplifier seen from the
X node. Both the X and Y signals are amplified and summed at the design output to achieve a high
gain. Moreover, the 3rd stage behaves like a cascode PMOS current sink inverter amplifier where
the M4 (PMOS) is parallel with M2 (NMOS) in the AC analysis. The on-chip inductor Ls has two
functions: 1) DC bias voltage provided by ground, 2) compensate input node total parasitic
capacitances. The other inductor Lc is an off-chip component due to its considerable inductance
value, making the 3rd stage a cascode structure in the DC analysis (current-reuse technique to save
power) and compensating the output node parasitic capacitance [100]. All three branches current
are estimated at 1 mA with 1.8 V power supply. More characteristics of the proposed LNA will be
discussed in the following sections. Table 5.1 shows device values of the proposed LNA suitable
for OMI BPF design example 1&2 in Section 4 based on TSMC 0.18 um technology, where CB0 CB6 is the AC signal bypassing capacitor.
Table 5.1 Device dimensions of the proposed LNA
Devices
Dimensions

M0
12.32 𝜇𝑚
0.18 𝜇𝑚

M1

M2
17.6 𝜇𝑚
0.18 𝜇𝑚

5.94 𝜇𝑚
0.18 𝜇𝑚

M3
10.12 𝜇𝑚
0.18 𝜇𝑚

M4
20.24 𝜇𝑚
0.18 𝜇𝑚

Devices

Ls

Lc

RL0

RL1

CB0 – CB6

Dimensions

20 nH

49 nH

1.48 KΩ

250Ω

3 pF

91

The short channel equations [105-106] are applied to the proposed LNA design where
𝐼𝐷𝑆𝑛 = 𝐾𝑛𝑠ℎ𝑜𝑟𝑡 𝑊(𝑉𝐺𝑆 − 𝑉𝑇𝑛𝑠ℎ𝑜𝑟𝑡 )(1 + 𝜆𝑛𝑠ℎ𝑜𝑟𝑡 𝑉𝐷𝑆 )

(NMOS)

(5.23)

𝐼𝑆𝐷𝑝 = 𝐾𝑝𝑠ℎ𝑜𝑟𝑡 𝑊(𝑉𝑆𝐷 − |𝑉𝑇𝑝𝑠ℎ𝑜𝑟𝑡 |)(1 + 𝜆𝑝𝑠ℎ𝑜𝑟𝑡 𝑉𝑆𝐷 )

(PMOS)

(5.24)

𝑔𝑚𝑛 = 𝐾𝑛𝑠ℎ𝑜𝑟𝑡 𝑊(1 + 𝜆𝑛𝑠ℎ𝑜𝑟𝑡 𝑉𝐷𝑆 )

(NMOS)

(5.25)

𝑔𝑚𝑝 = 𝐾𝑝𝑠ℎ𝑜𝑟𝑡 𝑊(1 + 𝜆𝑝𝑠ℎ𝑜𝑟𝑡 𝑉𝑆𝐷 )

(PMOS)

(5.26)

Thus, the corresponding transconductance

The 𝐾𝑠ℎ𝑜𝑟𝑡 is the MOSFET process factor and 𝜆𝑠ℎ𝑜𝑟𝑡 is the channel length modulation parameter.
The 𝑉𝑇𝑛𝑠ℎ𝑜𝑟𝑡 is 0.55 V and |𝑉𝑇𝑝𝑠ℎ𝑜𝑟𝑡 | is 0.8 V in the 0.18 μm CMOS technology considering the
short channel effect with zero source-to-body voltage. To estimate 𝐾𝑠ℎ𝑜𝑟𝑡 and 𝜆𝑠ℎ𝑜𝑟𝑡 , three Q
points (𝑉𝐺𝑆 @ 0.9 V, 1.1 V, 1.3V) of NMOS and three Q points of PMOS (𝑉𝑆𝐺 @ 1.1 V, 1.3V, 1.5
V) are selected with minimum width (0.22 μm), which is one finger width and minimum length
(0.18 μm). On the 𝐼𝐷𝑆𝑛 verse 𝑉𝐷𝑆 plot of NMOS, two points 𝑉𝐷𝑆 = 1 V and 𝑉𝐷𝑆 = 1.5 V are
selected to constitute two equations to calculate 𝐾𝑛𝑠ℎ𝑜𝑟𝑡 and 𝜆𝑛𝑠ℎ𝑜𝑟𝑡 . For example, when NMOS
𝑉𝐺𝑆 = 1.1 V, the corresponding 𝐼𝐷𝑆𝑛 = 70.27 μA @ 𝑉𝐷𝑆 = 1 V and 𝐼𝐷𝑆𝑛 = 73.49 μA @ 𝑉𝐷𝑆 =
1.5 V. So, the 𝐾𝑛𝑠ℎ𝑜𝑟𝑡 = 527.61 μA/V2 and 𝜆𝑛𝑠ℎ𝑜𝑟𝑡 = 0.1007 @ 𝑉𝐺𝑆 = 1.1 V. By calculating all
three Q points (𝑉𝐺𝑆 @ 0.9 V, 1.1 V, 1.3V), an average 𝐾𝑛𝑠ℎ𝑜𝑟𝑡 = 528 μA/V2 and 𝜆𝑛𝑠ℎ𝑜𝑟𝑡 = 0.1 are
used for NMOS. Similarly, an average 𝐾𝑝𝑠ℎ𝑜𝑟𝑡 = 220 μA/V2 and 𝜆𝑝𝑠ℎ𝑜𝑟𝑡 = 0.13 are used for
PMOS.
The 1st stage of the proposed low noise amplifier is a resistive load common source amplifier
whose gain |𝐴𝑣1 | is to be determined first. If 𝑟𝑑𝑠0 is neglected, the total output resistance 𝑟𝑜𝑢𝑡0 ≈
RL0. Therefore,

|𝐴𝑣1 |≈ 𝑅𝐿0 𝑔𝑚0 = 𝑔𝑚0 ⨯

𝑉𝐷𝐷 −𝑉𝐷𝑆0
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𝐼𝐷𝑆0

(5.27)

Substitute Eqs. (5.23) and (5.25) into Eq. (5.27),
|𝐴𝑣1 |=

𝑉𝐷𝐷 −𝑉𝐷𝑆0

(5.28)

𝑉𝐺𝑆0 −𝑉𝑇𝑠ℎ𝑜𝑟𝑡0

Eq. (5.28) reveals that the gain of the 1st stage common source amplifier depends on DC the bias
voltages only. Substitute the saturation condition 𝑉𝐷𝑆0 ≥ 𝑉𝐷𝑆sat = 𝑉𝐺𝑆0 − 𝑉𝑇𝑠ℎ𝑜𝑟𝑡0 into Eq. (5.28),
𝑉𝐺𝑆0 ≤ 𝑉𝑇𝑠ℎ𝑜𝑟𝑡0 +

𝑉𝐷𝐷

(5.29)

1+|𝐴𝑣1 |

After 𝑉𝐺𝑆0 is chosen based on Eq. (5.29), 𝑉𝐷𝑆0 can be calculated from Eq. (5.28). The M0
corresponding current density equals to 𝐼𝐷𝑆0 ′ = 𝐾𝑛𝑠ℎ𝑜𝑟𝑡 (𝑉𝐺𝑆0 − 𝑉𝑇𝑠ℎ𝑜𝑟𝑡 )(1 + 𝜆𝑛𝑠ℎ𝑜𝑟𝑡 𝑉𝐷𝑆0 ) ≈
0.08 mA/μm. Given that 𝐼𝐷𝑆0 = 1 mA to constrain the power consumption, the simulated |𝐴𝑣1 | =
4.55, the total width 𝑊0 =

𝐼𝐷𝑆0
𝐼𝐷𝑆0 ′

= 12.32 μm, 𝑅𝐿0 = (𝑉𝐷𝐷 − 𝑉𝐷𝑆0 )/𝐼𝐷𝑆0 = 1.48 KΩ. Besides,

the pole of the 1st stage is mainly determined by the 1st stage output time constant 𝜏1 ≈ 𝑅𝐿0 𝐶𝑡𝑜𝑡 ≈
𝑉𝐷𝐷 −𝑉𝐷𝑆0
𝐼𝐷𝑆0 ′ 𝑊0

⨯ (𝐶𝑔𝑑0 ′ + 𝐶𝑑𝑏0 ′ )𝑊0 = (𝐶𝑔𝑑0 ′ + 𝐶𝑑𝑏0 ′ )

𝑉𝐷𝐷 −𝑉𝐷𝑆0
𝐼𝐷𝑆0 ′

≈ 1/(8.9 GHz ⨯ 2π),

independent

of width but a trade-off of gain. 𝐶𝑔𝑑0 ′ and 𝐶𝑑𝑏0 ′ are unit width gate-to-drain capacitance and unit
width drain-to-body capacitance, separately. If 𝜏1 is not good to cover desired bandwidth of the
OMI BPF, a new iteration of |𝐴𝑣1 | to achieve a broader bandwidth is needed.
The analysis of the 2nd stage is similar to the 1st stage but a positive gain 𝐴𝑣2 = 𝑅𝐿1 𝑔𝑚1 of the
common gate amplifier. Since the input impedance 50 Ω ≈

1
𝐺𝑚1

=

1
(1+|𝐴𝑣1 |)𝑔𝑚1

boosted CG amplifier, the M1 transconductance value 𝑔𝑚1 equals to

at the input of 𝑔𝑚 -

1
50

1+4.55

≈ 3.6 mS. To

approximately cancel the noise of the M1 transistor, the 3rd stage is introduced to connect a dual
CS current inverter (AC performance) amplifier to X and Y nodes where DC performance behaves
like a coscode PMOS current sink amplifier. Thus, two paths noise of M1 from X and Y to the
output of LNA should be close to each other to achieve
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𝑔𝑚2 +𝑔𝑚4
𝑔𝑚3

=

𝑍𝑌
𝑍𝑋

≈

𝑅𝐿1
1
𝐺𝑚1

≈

𝑅𝐿1
50

. Assume

𝑔𝑚2 +𝑔𝑚4
𝑔𝑚3

≈ 5 and 𝐼𝐷𝑆2 = 𝐼𝑆𝐷3 = 𝐼𝑆𝐷4 = 1 mA in this work. The rest of the 3rd stage analysis is

similar to the 1st stage, CS amplifier but with different load types (resistor or current source). After
several iterations, the simulated

𝑔𝑚2 +𝑔𝑚4
𝑔𝑚3

=

7.44+3.17
2.24

= 4.74. By following that 𝑊 = 𝐼𝐷𝑆 /𝐼𝐷𝑆 ′ at

calibrated DC bias voltages, 𝑊2 = 17.6 μm, 𝑊3 = 10.12 μm, 𝑊4 = 20.24 μm. Detail of the gain
analysis is presented in Section 5.2.2. Now, the resistance value 𝑅𝐿1 is set to 250 Ω based on the
3rd stage DC/AC analysis. So, considering the 2nd stage gain from node X to node Y, |𝐴𝑣2 |≈
𝑅𝐿1 𝑔𝑚1 = 0.9 =

𝑉𝐷𝐷 −𝑉𝐷𝑆1
𝑉𝐺𝑆1 −𝑉𝑇𝑠ℎ𝑜𝑟𝑡1

. Similar to Eq. (5.29), a proper value of (𝑉𝐺𝑆1 , 𝑉𝐷𝑆1 ) is calibrated

to meet the gain |𝐴𝑣2 |≈ 0.9 and the current = 1 mA. Finally, 𝑊1 =

𝐼𝐷𝑆1
𝐼𝐷𝑆1 ′

= 5.94 μm.

The last two unknown device dimensions are Ls and Lc. Sweep Ls to find a minimum
inductance, ensuring the parallel Ls does not cause input impedance of the 𝑔𝑚 -boosted common
gate amplifier degenerated. Calibrate inductance Lc to ensure the center frequency of the proposed
low noise amplifier is close to the BPF’s center frequency (further discussion in Section 6.2 and
Fig. 6.1).
5.2.2

Gain (S21) and Bandwidth

The 1st and 2nd stages constitute the CS based 𝑔𝑚 -boosted CG amplifier. The 𝑔𝑚 -boosted
transconductance is represented as 𝐺𝑚1 which equals to (1 + 𝑅𝐿0 𝑔𝑚0 )(𝑔𝑚1 + 𝑔𝑚𝑏1 ) ≈ (1 +
𝑅𝐿0 𝑔𝑚0 )𝑔𝑚1 . The total gain is summed at output by two paths: 1) Signal at node Y which is
amplified from node X by CG amplifier passes through 3rd stage transistor M3 as a current sink
inverter amplifier to get a successive gain, 2) Signal at node X which equals to 𝑉𝑖𝑛 is amplified by
transistors M2 and M4 parallel structure as a current source inverter amplifier.
At node Y, voltage gain from input equals to
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𝐴𝑉𝑌 = 𝐺𝑚1 ⨯ 𝑍𝑌 = 𝐺𝑚1 ⨯ [𝑅𝐿1 ∥ [𝑟ds1 +(1/𝑠𝐶𝑋 ∥ 𝑠𝐿𝑠 )(1 + 𝐺𝑚1 𝑟ds1 )]||1/𝑠𝐶𝑌 ]

(5.30)

Where 𝑍𝑌 is the total impedance seen from outside to node Y, 𝐶𝑋 and 𝐶𝑌 are the total capacitance
at node X and node Y, separately. From node Y to output of 3rd stage through transistor M3, voltage
gain of this equivalent current sink inverter amplifier equals to
𝐴𝑉𝑀3 =𝑔𝑚3 ⨯ 𝑍𝑜𝑢𝑡 = 𝑔𝑚3 ⨯ (𝑟ds2 ∥𝑟ds3 ∥𝑟ds4 ∥ 1/𝑠𝐶out )

(5.31)

Where 𝐶out is the total capacitance at output. So, the total gain from node Y to output equals to
𝐴𝑉𝑌𝑀3 = 𝐴𝑉𝑌 ⨯ 𝐴𝑉𝑀3

(5.32)

The 2nd signal gain path is from node X to output through M2 and M4 parallel structure, voltage
gain of this equivalent current source inverter amplifier equals to
𝐴𝑉𝑀24 = (𝑔𝑚2 + 𝑔𝑚4 ) ⨯ 𝑍𝑜𝑢𝑡 = (𝑔𝑚2 + 𝑔𝑚4 ) ⨯ (𝑟ds2 ∥𝑟ds3 ∥𝑟ds4 ∥ 1/𝑠𝐶out )

(5.33)

So, the total gain of the proposed LNA equals the summation of Eqs. (5.32) and (5.33),
𝐴𝑉𝑡𝑜𝑡 = 𝐴𝑉𝑌𝑀3 + 𝐴𝑉𝑀24

(5.34)

Fig. 5.26 presents S-parameters of the proposed LNA. S21 has a center frequency at 2.4266 GHz
with 22.6 dB gain close to our OMI BPF examples’ 2.45 GHz required center frequency. -3dB
bandwidth is from 1.58 GHz to 3.80 GHz with 92% coverage, which can fully cover OMI BPF
examples. S11 achieves a small value which is below -10 dB at the whole frequency range for good
return loss.
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Figure 5.26 S-parameters of the proposed LNA
5.2.3

Noise Factor

The primary noise source of the 𝑔𝑚 -boosted CG amplifier is the transistor M1. The noise
current 𝐼𝑛𝑀1 flows out node Y and flows in node X to produce opposite sign noise signals. So,
noise voltages at these two nodes are equal to
2
2
𝑉𝑛𝑋 2 = 𝑍in2 𝐼𝑛𝑀1
= 𝑍X2 𝐼𝑛𝑀1

(5.35)

2
2
𝑉𝑛𝑌
= 𝑍𝑌2 𝐼𝑛𝑀1

(5.36)

2
The 𝑉𝑛𝑋 2 and 𝑉𝑛𝑌
pass through the 3rd CS stage with separate gains, as shown in the previous

signal gain analysis. To cancel the primary noise source brought by transistor M1, we set the output
current condition as,
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𝐼𝑛out 2 = 𝑉𝑛𝑋 2 (𝑔𝑚2 + 𝑔𝑚4 )2 − 𝑉𝑛𝑌 2 𝑔𝑚3 = 0

(5.37)

So, the 3rd stage transconductance values must fulfill the relation as shown below,
𝑔𝑚2 +𝑔𝑚4
𝑔𝑚3

=

𝑍𝑌
𝑍𝑋

≈

𝑅𝐿1
𝑅𝐿1 +𝑟𝑑𝑠1
1+𝐺𝑚1 𝑟𝑑𝑠1

(5.38)

Figure 5.27 Noise Figure comparison (50Ω source resistance value)
After Eq. (5.38) is satisfied, the following primary noise source is brought by the 3rd stage. Eq.
(5.39) shows noise factor approximate relation by removing transistor M1 introduced noise where
𝛼 is the intrinsic transistor gain (𝑔𝑚 /𝑔ds ) [100]. The denominator is increased due to the parallel
structure of M2 and M4. Therefore, noise factor continues to decrease due to this current-reuse
technique with Lc. Fig. 5.27 presents separate noise figures: 1) the 2nd stage of conventional CG
amplifier (largest noise figure (12.84 dB @ 2.45 GHz)), 2) 1st plus 2nd stage of 𝑔𝑚 -boosted CG
amplifier (medium noise figure (7.77 dB @ 2.45 GHz)), and 3) the proposed LNA (minimum noise
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figure (6.26 dB @ 2.45 GHz), contributed by the 3rd stage to cancel M1 noise and reduce M2 and
M4 noise. Table 5.2 shows that M1 noise occupies only 0.22% of total noise, proving that the
introduced 3rd stage current-reuse technique completely cancels the M1 noise.
𝐹 ≅1+

𝑅𝑠
𝑅𝐿1

+

𝛾
𝛼𝑅𝐿1 (𝑔𝑚2 +𝑔𝑚4 )

+

𝛾

(5.39)

𝛼𝑅𝑠 (𝑔𝑚2 +𝑔𝑚4 )

Table 5.2 The proposed LNA Noise summary for transistors
Transistors
(green dot in
Fig. 5.27)
Noise
contribution
at 2.45 GHz
(%)

5.2.4

M0

M1

M2

M3

M4

0.47

0.22

33.44

12.81

18.55

Input Impedance Matching

From Sections 5.2.2 and 5.2.3 analysis, the equivalent 𝐺𝑚1 of 𝑔𝑚 -boosted CG equals to
(1 + 𝑅𝐿0 𝑔𝑚0 )(𝑔𝑚1 + 𝑔𝑚𝑏1 ) ≈ (1 + 𝑅𝐿0 𝑔𝑚0 )𝑔𝑚1 and input equivalent impedance 𝑍𝑖𝑛 = 𝑍𝑋 ≈
𝑅𝐿1 +𝑟𝑑𝑠1
1+𝐺𝑚1 𝑟𝑑𝑠1

5.2.5

≈

1
𝐺𝑚1

if 𝑟𝑑𝑠1 ≫ 𝑅𝐿1 . The corresponding simulation result is presented in Section 5.3.

Linearity and Stability

It is hard to achieve good linearity under 0.18 um technology to fulfill Eq. (5.38). Fig. 5.28
presents -25 dBm 1dB compression point. Fig. 5.29 presents -17 dBm IIP3 point. The proposed
LNA achieves excellent stability. The stability factor K is always greater than one at the whole
frequency range, as shown in Fig. 5.30. Bf is always smaller than 1 with a maximum value equal
to 0.24 at 2.4 GHz, proving that the proposed LNA has no oscillation produced, as shown in Fig.
5.31.
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Figure 5.28 1 dB compression point of the proposed LNA

Figure 5.29 IIP3 at maximum gain
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Figure 5.30 Stability factor K

Figure 5.31 Stability factor Bf
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5.2.6

Conclusion and Comparison of LNA

From the above discussion, Section 5.2 presents a wideband high-gain low noise amplifier with
three stages where 1st and 2nd stages build a 𝑔𝑚 -boosted common gate amplifier, and 3rd stage
applying current reuse technique to save power, cancel M1 transistor noise, and increase gain. Thus,
a maximum gain of 22 dB is achieved with a common gate amplifier combined with an accessory
dual current inverter amplifier. Meanwhile, the excellent transconductance values ratio of the 3rd
stage brings in complete noise cancellation of the M1 transistor, contributing only 0.22% of the
total noise figure (6.2 dB at 2.45 GHz). The 𝑔𝑚 -boosted common gate structure provides good
input impedance matching. However, the linearity is sacrificed to achieve fully M1 transistor noise
cancellation under 0.18 μm long channel CMOS technology. The 1dB compression point is -25
dBm, and IIP3 is -17 dBm. The stability is excellent, given that the stability factor K is greater
than one and Bf is less than one on the operating frequency range. Table 5.3 presents a performance
summary and comparison with our work.
Table 5.3 Performance summary and comparison with our work
Reference
number

[82]

[83]

[85]

[96]

[98]

This work

Technology process

CMOS
65 nm

CMOS
65 nm

CMOS
65 nm

CMOS
0.18 µm

CMOS
0.13 µm

CMOS
0.18 µm

Methodology

CS

CS

CS

CG

CG

CG

16.8

21.2

10.7

13

20

22.6

-

<-5

-

-

-

<-15

0.5-7

0.2-2.7

0.1-5.1

2-5

0.1-2.7

1.58-3.8

2.87-3.77

3-3.5

2.9-5.4

6-8

4

6.2

-4.5

-2

6

-9.5

-12

-17

1.2

1.2

1

1.8

1.2

1.8

11.3

0.96

6

1.8

1.32

5.85

S21
(dB)
S11
(dB)
Bandwidth
(GHz)
NF
(dB)
IIP3
(dBm)
VDD
(V)
Power
(mW)
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5.3

The Proposed BPF Using The OMI BPF Cascaded with Wideband High-Gain Low
Noise Amplifier

5.3.1

Topology of The Proposed Updated BPF

In this section, the proposed wideband high-gain LNA is cascaded with OMI BPF to
compensate OMI BPF passband gain loss and keep the required bandwidth as shown in Fig. 5.32.
Rs is the source resistance from the proceeding stage, which depends on the updated BPF
applications. If the BPF is BPF1 in Fig. 5.1, Rs represents antenna equivalent resistance. If the BPF
is BPF2 in Fig. 5.2, Rs represents the proceeding LNA output-impedance network resistance. The
circuit simulated in this section uses prototype components.

LNA

OMI BPF

Rs
Vin

Vout

The Updated BPF
Figure 5.32 The topology of updated BPF
5.3.2

The Proposed BPF Performance

In Fig. 5.33, example 1 of 3rd order OMI BPF is cascaded with the proposed LNA. The
frequency responses at the output of OMI BPF and output of LNA are presented. The center
frequency keeps 2.512 GHz without change. The gain is increased from -4.5 dB to 17.4 dB. The
BW changes from 39.3% of OMI BPF to 36.1% of LNA due to -3 dB cut-off frequencies shifted.
Compared with the Section 4 OMI BPF examples results, this frequency shift is due to 1) the last
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component of OMI BPF is a capacitor whose capacitance value is added to the total parasitic
capacitance of input node of LNA, and 2) the superpositions of different slopes (-3dB point to
center frequency) between the OMI BPF and LNA.
Similarly, in Fig. 5.34, example 2 of 7th order OMI BPF is cascaded with the proposed LNA.
The center frequency keeps 2.512 GHz. The gain is increased from -25.0 dB to -3.1 dB. The BW
is changed from 18.2% to 17.7%.
In Fig. 5.35 (simulation result based on OMI BPF example 1), the equivalent impedance seen
from the input of OMI BPF equals to 55.4 Ω which is close to 50 Ω source resistance, and the
equivalent impedance seen form the input of LNA equals to 58.6 Ω which complies with the
impedance analysis in Section 5.2.4.

Figure 5.33 The updated BPF performance with 3rd order OMI BPF (design example 1)
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Figure 5.34 The updated BPF performance with 7th order OMI BPF (design example 2)

Figure 5.35 The equivalent impedance of OMI BPF (design example 1) and LNA
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The transient analysis applying DFT can help verify the gain at center frequency 2.512 GHz
and SFDR of the updated BPF. Fig. 5.36 presents the updated 3rd order BPF DFT analysis result
of the test cast (@ 𝑓0 = 2.51 GHz) with a transient input signal of -50 dBm imported. The
conversion loss from the updated BPF is -43.00-(-60.02) = 17.02 dB @2.51 GHz, comparable to
the conversion loss from S-parameter (17.44 dB@2.5119 GHz in Fig. 5.33). The input (@Vp =
1.04 mV) and the output (@Vp = 7.4 mV) signals are also shown in Fig. 5.36. The SFDR of the
input and the output signal is comparable, 66.32 dB and 66.72 dB, separately, with ∆SFDR=0.4
dB. Fig. 5.37 presents the updated 7th order DFT analysis result of the test cast (@𝑓0 =2.51 GHz)
with a transient input signal of -50 dBm imported. The conversion loss from the updated BPF is 63.98-(-60.38) = -3.6 dB @2.51 GHz, which is comparable to the conversion loss from Sparameter (-3.08 dB@2.5119 GHz in Fig. 5.37). The input (@Vp = 1.02 mV) and the output (@Vp
= 703 uV) signals are also shown in Fig. 5.37. The SFDR of the input and the output signal is
comparable, 41.27 dB and 41.38 dB, separately, with ∆SFDR=0.11 dB.

Figure 5.36 Test case of the 3rd order updated BPF @𝑓0 =2.51 GHz
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Figure 5.37 Test case of the 7th order updated BPF @𝑓0 =2.51 GHz

106

6 CONCLUSION
6.1

Summary
This dissertation presents a calibration flow of the OMI BPF to achieve the required bandwidth

and stopband rejection at the specified center frequency. The resonators transformed from different
prototype LPFs are overlapped at a specified center frequency to provide symmetric transmission
zeros at both passband skirts for controllable bandwidth and high stopband rejection with a higher
order of OMI BPF. Such symmetry of transmission zeros makes calibration flow based on practical
prototyped passive components possible in the design. Besides, the OMI BPF can be applied to a
receiver system by replacing off-chip high-cost BPF, reducing design difficulty. The calibration
flow demonstrates a full design chain from the initial order selection to the final bandwidth and
stopband rejection stage. Two design examples of the 3rd order and 7th order OMI BPF simulations
based on the layout are presented in Section 4 where the center frequency error is less than 5%,
i.e., the 3rd order BPF: |2.388-2.45|/2.45=2.53%; the 7th order BPF: |2.333-2.45|/2.45=4.78%. The
FBW error is less than 5%, i.e., the 3rd order BPF: |35.54%-40.22%| = 4.68%; the 7th order BPF:
|17.40%-18.93%| = 1.53%. Both designs achieve high stopband rejection, i.e., the 3rd order BPF is
32.23 dB verse 29.97 dB; the 7th order BPF is 74.82 dB verse 62.29 dB. However, like
conventional BPFs, the OMI BPF also suffers the trade-off of selectivity and passband gain. The
3rd order OMI BPF layout-based simulation result has a -7.4 dB passband gain verse 29.97 dB
stopband rejection, and the 7th order OMI BPF layout-based simulation result has a -35.6 dB
passband gain verse 62.29 dB stopband rejection. So, a wideband high-gain low noise amplifier is
cascaded with the OMI BPF to compensate for in-band loss. The 𝑔𝑚 -boosted CG amplifier has no
extra components as the SFB CS amplifier provides suitable wideband input impedance. The
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current-reuse stage cascaded with the 𝑔𝑚 -boosted CG amplifier performs cascode structure to save
power (5.85 mW) on DC analysis while the inverter amplifier increases gain and reduces noise
factor on AC analysis. Therefore, on prototyped design, the 3rd order OMI BPF passband gain
increases from -4.5 dB to 17.4 dB, and the 7th order OMI BPF passband gain increases from -25.0
to -3.1 dB, which are all proved by transient DFT analysis. However, due to long channel 0.18 μm
CMOS technology, transistors' unit width transconductance values and drain-to-source
conductance values are smaller than short-channel CMOS technology, such as 65 nm or 40 nm
technology. This causes noise factor, a trade-off of transconductance value, more significant than
LNA implemented on short-channel CMOS technology (4~6 dB noise figure), limiting the
proposed noise figure to around 6 dB. So, future work will be migrating the updated BPF structure
from long channel 0.18 um CMOS technology to short-channel CMOS technology, which
enhances passband gain and reduces noise factor.
6.2

Future Work
The updated BPF using the OMI BPF with wideband high-gain LNA in Section 5 was built on

prototyped components. But the long channel technology as discussed above limits further gain
enhancement and noise factor reduction. So, migrating these methodologies to short channel
technology layout is under investigation.
In Fig. 6.1, the center frequency of the proposed LNA shifts with the change of Lc inductance
value, which cancels total output capacitance. Therefore, the proposed LNA's dominant pole
(center frequency) varies along with the evolution of output time constant controlled by total
output capacitance. The lower the Lc inductance value, the higher the center frequency (i.e., the
smaller output time constant). Meanwhile, the bandwidth coverage range does not change a lot.
Thus, this off-chip larger spiral passive inductor can be replaced by an active inductor in the future
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to enhance the proposed LNA with center frequency tunability for different applications by
changing the implemented active inductor. The active inductor also reduces die area.

Figure 6.1 Tunable center frequency of the proposed LNA with different Lc inductance
values
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